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ABSTRACT 
 
 The main objective of this project is to develop an application which is biologically 
inspired from one of the functionalities of the human ear and is implemented on a 
neuromorphic architecture called SNAVA. The application is based on the detection of 
the onset of a signal using a neural model, proposed by the researchers from University 
of Stirling, Scotland. Current Implementation of SNAVA is on Xilinx Kintex-7 FPGA 
by a team of Advanced Hardware Architecture (AHA), UPC, Barcelona. The initial 
level prototype was designed and results were compared to the proposed concept. The 
system performance is analysed and possible improvements are proposed. 
 
Keywords: Onset, Onset Detector, Spiking Neural Networks, Bio-inspired Application, 
Leaky Integrate and Fire model, FPGA.  
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RESUM 
 
L'objectiu principal d'aquest projecte és desenvolupar una aplicació inspirada en el 
funcionament de l'oïda humana. Aquesta aplicació es basa en la detecció de l'origen d'un 
senyal usant un model neuronal. Aquest model ha estat proposat per investigadors de la 
Universitat de Stirling, Escòcia. L'aplicació va ser implementada en una arquitectura neuro-
mórfica anomenada SNAVA. SNAVA està implementada en un FPGA Kintex-7 de l’empresa 
Xilinx. La implementació ha estat realitzada pel grup d'investigació AHA (Arquitectures 
Hardware Avançades), UPC, Barcelona. Els resultats que s'han obtingut són derivats del 
primer prototip. Aquests resultats han estat analitzats i comparats amb el concepte 
proposat. S’ha determinat el rendiment global del sistema i s’han proposat algunes 
modificacions per millorar-lo. 
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RESUMEN 
 
El objetivo principal de este proyecto es desarrollar una aplicación la cual está inspirada en el 
funcionamiento del oído humano. Esta aplicación se basa en la detección del origen de una 
señal usando un modelo neuronal. Este modelo ha sido propuesto por investigadores de la 
Universidad de Stirling, Escocia. La aplicación fue implementada en una arquitectura neuro-
morfica llamada SNAVA. SNAVA está implementada en un FPGA Kintex-7 de la compañía 
Xilinx. La implementación ha sido realizada por el grupo de investigación denominado AHA 
(Arquitecturas de Hardware Avanzadas), UPC, Barcelona. Los resultados que se han 
obtenido son derivados del primer prototipo. Estos resultados han sido analizados y 
comparados con el concepto propuesto. El rendimiento de manera global del sistema fue 
determinado y algunas mejoras fueron propuestas para mejorarlo.  
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THESIS OBJECTIVES 
In the field of speech recognition and music information retrieval, the human perception of 
sound has been normally related to some quantifiable acoustical parameters, like the spectral 
content (Fourier transform, mel frequency cepstral coefficients) and the temporal information. 
This involves understanding the intricacies in the functionality of the human brain and the 
human ear. Researchers are trying to imitate the functionality of the human ear in order to 
support the physically disabled people. This has led to the emergence of several projects and 
research works pertaining to the emulation of the human brain.  
 
The aim of this thesis is to develop a Bio Inspired onset detection system using a novel 
architecture named SNAVA. SNAVA architecture was already been designed in Xilinx Kintex-
7 (KC705) FPGA Board by the members of the Advanced Hardware Architecture (AHA) 
Research group of Universitat Politècnica de Catalunya, Barcelona. SNAVA is the architecture 
that was evolved after the improvements made in Ubichip.  
 
The onset detection application has been implemented in simulation level by the University of 
Stirling, Scotland team using the MATLAB software. Hence the thesis aims in reviewing the 
previous work done by Prof. Leslie. S. Smith and Prof. Michel. J. Newton and implement the 
same using the hardware platform available. 
 
Though the proposed idea by University of Sterling was done in simulation, the hardware 
constraints were not taken into account. In this thesis the detection of onset has to be 
implemented taking into consideration the available hardware resources in the SNAVA 
architecture.  
 
   
TASKS TO BE UNDERTAKEN 
 Theoretical study of the fundamental concepts in Neural Science, Artificial 
Neural Networks and Spiking neural networks. 
 Overview of the SNAVA architecture and understanding the functionality of 
each module present in it and its relevance. A glance of the instruction set and 
the uses of each instruction. 
 Review the works done by Prof. Leslie .S. Smith and Prof. Michel. J. Newton 
on Onset detection and understanding the Spike Coders and reservoir model of 
the synapses  
xviii 
 
 Designing the topology of the onset detector. 
 Development of the assembler code implementing the LIF neural model and the 
reservoir model on SNAVA. 
 Designing the spike coders as proposed by Prof. Leslie .S. Smith and Prof. 
Michel. J. Newton. 
 Integration of the spike coders and the onset detector. 
 Testing of the system using a Lookup Table as the preliminary input to it and 
the analysis of the results obtained. 
 Write a report explaining all the activities carried out, the results that were 
obtained as well as the possible future works that can be done. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Chapter 1: STATE OF THE ART 
 
“Every man can, if he so desires, become the sculptor of his own brain”  
                                                                                                 ― Santiago Ramón y Cajal 
 
   
 
 
 
 
 
 
 
 
 
 
1.1 INTRODUCTION 
The anatomy of our human body is one of the most fascinating concepts which can be correlated 
with the fundamentals of engineering design. Among all the parts of our body, the human brain 
is the most important section. This region is responsible for the control and coordination for 
various metabolisms happening in our body and forms a part of the central nervous system 
1.1 Introduction 
1.2 Fundamental Biological Concepts 
1.2.1 What is a Neuron? 
1.2.2 Structure of Biological Neuron 
1.2.3 How Neurons communicate? 
1.2.4 Biological Neural Networks 
1.3 The Human Auditory System 
1.3.1 Human Ear 
1.3.2 Basilar Membrane 
1.3.3 Encoding and Transmission by Hair cells 
1.3.4 Onset Detection 
1.4 Artificial Neural Networks 
1.4.1 Artificial neurons 
1.4.2 Evolution of Artificial Neural Networks 
1.5 Spiking Neural Networks 
1.5.1 Types of Spiking Neural Networks 
1.5.2 Leaky Integrate and Fire Model  
1.5.2.1 Membrane Potential 
1.5.2.2 Spike Generation 
1.5.2.3 Onset Neuron 
1.5.2.4 Post Synaptic Potential 
1.5.3 The Three Reservoir Model 
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along with the spinal cord. The most fundamental part of the human body is the cell and in the 
case of a human brain this cell is called as “Neuron”.  Enormous amount of research work is 
going on throughout the world to investigate the intricacies involved in the human brain but 
some facts still remain mysterious! The human brain is considered to be the most complex 
architecture that has ever been created. The functions of the human brain are in close 
relationship with some of the engineering concepts such as speech recognition, signal 
processing, image processing, communication, chemical reactions, encoding, decoding, 
decision-making etc. 
For the past few years, researchers from various parts of the globe are trying to imitate the 
functionality of the human brain in order to develop high level smart applications. This led to 
the development of devices which can think, adapt and react according to the input it receives 
from the external environment. In other words, the machine is incorporated with some 
intelligence to react automatically towards a stimulus. Hence grew a field named Artificial 
Intelligence. Artificial intelligence involves developing a system that acquires intelligence 
analogous to a human being such as decision-making, speech recognition, reflex action, and 
perception [1]. For imitating the behaviour of the human brain a design similar to the neurons 
has to be developed. In order to implement the topology biological neurons we require neuron 
modelling. After few years, several neural network models and algorithms were developed. 
These algorithms propelled scientists to work on bio-inspired applications which led to the 
development of an upcoming field named “Biologically Inspired Engineering”.  
Though several applications were being implemented over the period of time, it was mostly at 
the simulation level. Later, researchers wanted to implement such applications in real time using 
some hardware. Therefore several research works are still going on in developing a hardware 
platform that can emulate neurons with high performance capabilities. Hence a new engineering 
domain came into existence called “Neuromorphic Engineering"[2]. Neuromorphic Engineering 
is an interdisciplinary field which is an amalgamation of various fields of science and 
engineering such as biology, physics, computer science, electronics etc. It involves designing 
artificial neural systems like auditory processors, vision systems, autonomous robots etc. An 
architecture developed using Neuromorphic engineering is called a Neuromorphic Computer. 
Some examples of neuromorphic computers are Brains in Silicon, SpiNNAker etc [3]. Though 
there are several architectures being evolved, the basic design principles are based on the 
biological nervous systems. But there are subtle differences between each neuromorphic 
computer developed.  
Though several applications are being implemented on such computers, an application that 
mimics any functionality of a particular biological concept or design or process is said to a Bio -
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inspired Application. Bio-inspired applications are largely welcomed as some of the 
applications would be a helping hand to the people who are physically challenged. To 
implement bio-inspired applications, an engineer must be well equipped with the fundamentals 
in neural networks, human anatomy, electronics as well as some amount of programming 
knowledge. Such applications exploit the characteristics of certain biological concepts such as 
perception, thinking and decision making. There are several domains in which applications can 
be bio inspired. One such domain that this thesis will be focussing on will be the application 
that is inspired by one of the biological process happening in the human ear. 
Several works are being done using the concept of perception of sound by the human ear. Since 
the human ear is connected to the human brain in the process on speech recognition and 
processing, the implementation of such applications requires neural networks. Hence, a 
hardware platform that can emulate neurons is required. Therefore SNAVA was chosen and this 
application was implemented. In this thesis, one of the functionality of the human ear called 
onset detection is being implemented on SNAVA.  
In this chapter, the fundamentals of neural networks, the anatomy of the human brain and 
human ear, the concepts involved behind the process of sound onset detection, and the neural 
model used in the implementation of this application is presented which are the prerequisites for 
the implementation of this application. The details pertaining to the processor used and how the 
application is being implemented are discussed in chapters 2 and 3 respectively. 
1.2 FUNDAMENTAL BIOLOGICAL CONCEPTS 
Before the development of any bio inspired application, one must have in depth knowledge in 
the fundamentals of neural science in order to analyse the biological aspects that are present in 
the application and understand the results obtained from the application. In this section, the 
basics about the biological neuron are discussed. 
1.2.1 WHAT IS A NEURON? 
A neuron is a very specialized cell that forms the basis of the nervous system. It is also referred 
to as nerve cells. The mammalian brain contains nearly 100 million to 100 billion neurons [5]. 
Neurons are analogous to other cells present in the human body but they are different from other 
cells in some aspects. Neurons are unique in that they transmit signals throughout the body (to 
other nerve cells, glands cells or the muscles) in the form of electrical and chemical signals 
hence they are considered to be electrically excitable. These signals are referred to as action 
potentials, nerve impulses or spikes.  
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Depending upon the type of information it carries, neurons are classified into sensory neurons, 
motor neurons and inter neurons. Sensory neurons as the name suggests, carries the information 
obtained from all the sensory receptor cells (that respond to the sense of touch, light, sound and 
other stimulus) to the brain. They are also known as Afferent Neurons [5]. The motor neurons 
which are also called as Efferent neurons are responsible for sending the information to the 
muscles from the brain. Inter neurons play the role of communicating information within 
different neurons in the body.  
  1.2.2 STRUCTURE OF BIOLOGICAL NEURON 
The neuron consists of 4 major parts which are shown in Fig 1.2 .These parts are: 
(1) Dendrites 
(2) Soma or Cell Body 
(3) Axon 
(4) Synapse 
 
1.2.2.1 Dendrites 
They are thin branches that arise from the soma multiple times to form the “Dendritic tree”. 
Each Dendrite generally extend up to a length of hundreds micrometers. These dendrites are 
points of connections between neurons. Dendrites are responsible for the propagation of the 
electrochemical signals to the soma [7]. Moreover, it is important to know that dendrites do not 
process the electrochemical signals. 
1.2.2.2 Soma 
This is also known as the cell body of the neuron. The soma is the bulbous end of the neuron 
which contains the nucleus where most of the protein synthesis takes place. 
1.2.2.3 Axon 
The special cellular extension which arises from the cell body from a point called the “Axon 
Hillock”. The axons typically conduct the electrical impulses away from the cell body. Some 
types of neurons do not have axons and transmit the signals through their dendrites. A human 
neuron cannot have more than one axon in it. [9] 
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Fig 1.1 Structure of the Biological Neuron extracted from [8] 
 
1.2.2.4 Synapse 
The connection formed by the axon of neuron with the dendrite of another is called as synapse. 
In some cases the dendrite of one neuron connected to the dendrite of another neuron also forms 
a synaptic connection. The transfer of electrochemical signals from one neuron to another is 
done through these synapses. At a particular synapse, the membrane of the axon closely adjoins 
the membrane of the target cell, and special molecular structures serve to transmit electrical or 
electrochemical signals across the gap. 
1.2.3 HOW NEURONS COMMUNICATE? 
Neurons communicate with the help of electrical and chemical  synapses in a process known 
as “Neurotransmission” which is also called as “synaptic transmission”. The fundamental 
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process that triggers the release of neurotransmitters is the action potential. The action potential 
is a propagating electrical signal that is generated by exploiting the electrically excitable 
membrane of the neuron. This is also known as a wave of depolarization. The dendrites of 
neurons receive information from sensory receptors or other neurons. This information is then 
passed to the cell body. Once the information is processed by the cell body, the information is 
sent to the axon. Once the information received by the axon, it travels down the length of the 
axon in the form of an electrical signal which is the action potential. Pre-Synaptic is a term used 
for the transmitter neuron and receiver end neurons are called as Post-synaptic. 
Once the electrical impulse or axon potential has reached the end of the axon, the information 
must be transmitted across the synaptic gap to the dendrites of the destination neuron. In some 
cases, these electrical signals instantaneously bridge the gap between the neurons and continue 
along its path. In other cases, neurotransmitters are required to send the information from one 
neuron to another. Neurotransmitters are chemical messengers that are released from the axon 
terminals to cross the synaptic gap and reach the dendrites of the other neurons in the network. 
In a process known as reuptake, these neurotransmitters attach to the receptor site and are 
reabsorbed by the neuron to be reused. 
1.2.4 BIOLOGICAL NEURAL NETWORKS 
A Biological neural network is also known as the neural pathway. In neuroscience, it is 
described as a series of interconnected neurons whose activation defines a recognizable linear 
pathway. The interface through which the neurons interact with their neighbours usually 
consists of several axon terminals connected to the dendrites on other neurons via its synapses. 
If the sum of all the input signals into one neuron crosses a certain threshold value, the neuron 
sends an action potential at the axon hillock and then transmits this electrical signal through the 
axon. 
1.3 THE HUMAN AUDITORY SYSTEM 
Our ear warns us to the events happening in the external environment by means of certain 
hearing mechanisms which involves sensing of sound waves [21].  These sound waves are later 
converted into equivalent electrical signals which the brain can analyse and interpret [21]. 
Sound is a signal which is in the form of pressure waves in the external environment. In other 
words, sound consists of pressure waves of molecules in the propagation medium. When a 
vibrating object pushes in a particular direction, the molecules are compressed in front of it. 
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This is known as compression. During the process of compression due to the object, a relative 
vacuum is created behind the object. This process is called rarefaction. Sound waves are 
propagated in the medium by means of spreading as a square of the distance from the source at 
the rate determined by the properties of the medium such as density, pressure, temperature and 
so on. The propagation of sound waves can be correlated with the ripples formed on the water 
surface when a stone is dropped in it. 
A pure tone is considered to be the simplest form of sound. This is generated by means of the 
sinusoidal movement of an object such as a tuning fork. The amplitude and frequency of the 
propagating waves as well as the source of the sound characterize a pure tone. Several pure 
tones of different amplitudes and phase combine to form a complex sound. 
 
Fig 1.2 Simple Pure tone propagation 
 When a human acquires sound through his ear these pressure waves are transmitted in the form 
of electrical signals to the brain via the cochlea and several processing mechanisms takes place 
for understanding the information sent through this sound. The anatomy of the human ear that 
facilitates these processes to happen will be discussed in detail in the forthcoming sub sections 
of this chapter. 
1.3.1 HUMAN EAR 
The human ear consists of three main divisions they are: 
(1) outer ear 
(2) middle ear 
(3) inner ear 
The structures of the ear amplify the human hearing sensitivity by a factor of 2 or 3 [17]. 
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Fig 1.3 Structure of the Human Ear [20] 
1.3.1.1 Outer Ear  
The external ear consists of the pinna and the ear canal. The external ear protects the ear drum 
and also directs the sound waves towards the ear drum. Depending on the frequency and the 
relative location of the sound source, the elements of the external ear alters the acoustic 
spectrum of the sound wave that enters the ear drum [17]. The pinna helps the brain to 
understand the sound quality and determines the distance as well as the direction of the sound 
source [17]. The functionality of the outer ear acts is similar to a preamplifier in order to 
enhance the sensitivity of hearing. The external auditory canal resembles the closed tube 
resonator thereby improving the quality of the sound signals belonging to the frequency range 
of 2 to 5 KHz [17].  
1.3.1.2 Middle Ear 
From the external ear canal the sound wave is sent to the ear drum which is also known as the 
tympanic membrane. The ear drum is the beginning of the middle ear region. The tympanic 
membrane is made up of a specialized skin that vibrates in response to the sound wave that is 
being received through the auditory canal. These vibrations are then sent to the auditory 
ossicles. A point to be noted here is that, the higher the intensity of the incoming sound wave, 
the faster will be the vibration of the ear drum. The auditory ossicles consists of the 3 bones 
namely the malleus, incus and stapes. These three bones are responsible for the transmission of 
the vibrations generated by the ear drum to the oval window. The oval window acts as the port 
to the inner ear. 
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1.3.1.3 Inner Ear 
There are two main functionalities of the cochlea. It is mainly responsible for sound detection 
and balance. The cochlea and the vestibular system constitute the inner ear. Firstly, cochlea is 
responsible for the phenomenon of hearing. Secondly, it converts the sound pressure patterns 
from the outer ear into equivalent electrochemical impulses which are then sent to the brain 
through the auditory nerve. The vestibular system is solely responsible for maintaining balance. 
The fluid vibrations caused in the cochlea (due to the incoming sound wave), are sent to the 
basilar membrane which in turn activate the receptor cells (hair cells) present on the membrane. 
These receptor cells then transfer these vibrations as information to the brain. 
1.3.2 BASILAR MEMBRANE 
The Basilar membrane is set to motion when the fluid present in the cochlea starts to 
vibrate. This results in the generation of travelling waves along its length which are 
analogous to the waves produced by a long rope which is grasped at one end and 
flicked. The basilar membrane is non-uniform throughout its length since it is wide and 
thin at the apex of the cochlea but narrow near its base. These structural properties of 
the basilar membrane results in the generation of a peak amplitude or height of 
displacement along its membrane length when there is a sound wave in the cochlear 
fluid. The peak is determined by the frequency of the sound wave which produced the 
fluid motion. Higher frequencies produce a peak wave near the base whereas the lower 
frequencies produces peaks towards the apex. Hence the functionality of the basilar 
membrane is analogous to the frequency analyser.  The hair cells present on the 
membrane are tuned to a particular frequency so that they respond to a particular sound 
having that centre frequency. This is similar to the functionality of the filters  
1.3.3 ENCODING AND TRANSMISSION BY HAIR CELLS 
The hair cells are located in a particular region of the basilar membrane named Organ of 
Corti. These receptor cells have a covering at their top called cilia [21]. Above the cilia, 
a gelatinous membrane is present which sandwiches the hair cells between the basilar 
membrane and itself [21]. When complex relative movements between the two 
membranes happen, it would result in the activation of the cilia which leads to the 
change in the electrical potential across their cell membranes. Hair cells do not have 
dendrites and axons like a neuron has but on the other hand they do release 
neurotransmitter for communication. The neurotransmitter is released outside the 
cochlea at the synapses they form with the ganglion neurons (when a group of neurons 
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called ganglion forms the cell body of a ganglion neuron). The axons of the ganglion 
neurons constitute the auditory nerve. 
The auditory nerve sends the information/ signals to the cochlear nucleus and then to 
the auditory cortex region in the temporal lobe of the brain which is responsible for 
hearing or perception of sound.  
1.3.4 ONSET DETECTION 
When a person listens to an external sound, the reflex to listen to it happens due to the changes 
in the acoustical parameters of the signal that is detected by the ear which results to the person 
responding to the sound. The detection of these changes in the acoustical parameters in the 
sound signal is called onset. For example, when a person listens to a musical note in which 
several instruments are being played. When a new instrument has started to play, the human ear 
can perceive it immediately as the frequency, pitch and other such parameters are different from 
the other instruments that are already being playing. The phenomenon of the human ear 
detecting this onset is known as onset detection.  
Once the onset is being detected, the human ear receives further information about the sound 
signal. This is being processed by the cochlea and sent to the brain via the auditory nerve to 
decode the information and send an appropriate response signal. The detailed report on the onset 
detector and how the system mimics the functionality of the cochlea is given in Chapter 3 of this 
thesis. 
 To implement this function of the ear artificial neural networks is required with a particular 
neural model.  The hardware platform used for implementation is SNAVA which can emulate 
neurons [4]. A model proposed by [18, 19] is used for defining the neural network topology. 
This will be discussed in detail in Chapter 3. The function of the basilar membrane is done by 
the gammatone filters. The functionality of encoding and transmission by the hair cells along 
with the auditory nerve is designed and named as the spike coder block. Finally, the 
functionality of the temporal lobe is implemented on SNAVA architecture using the three 
reservoir model of the synapses on a Leaky integrate and Fire model. These topics will be 
discussed in the last section of this chapter. 
1.4 ARTIFICIAL NEURAL NETWORKS 
One of the efficient ways of solving complex problems is to follow the lemma “Divide and 
Conquer”. Any complex system can be broken down to into smaller elements to understand the 
functionality of the system easily. Also, such simple elements can be integrated to produce a 
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single complex system [11]. Networks are one such approach. There are enormous types of 
networks, which are characterized by the following fundamental components. These 
components are a set of nodes, and the connections between these nodes.  
The nodes can be seen as computational units that receive inputs, and process them to obtain an 
output. This processing can be simple or quite complex. The connections of the nodes determine 
the pattern of the information flow between nodes. These connections are said to be 
unidirectional, when the information flows only in one direction and bidirectional, when the 
information flows in both the directions.  
Networks are used to model a wide range of phenomena in the field of physics, computer 
science, biochemistry, mathematics, sociology, economics, telecommunications, and many 
other areas [11]. This is because several systems can be visualized as a network of proteins, 
computers, communities, etc. 
1.4.1 ARTIFICIAL NEURONS 
A type of network that visualizes these nodes as “artificial neurons” is called artificial neural 
networks (ANNs). An artificial neuron is a computational model inspired by the biological 
neurons. The complexity of real neurons is observed while modeling the artificial neurons. 
Artificial neurons consists of inputs (like synapses), which are multiplied by weights (strength 
of the respective signals), and then computed by a mathematical function which determines the 
activation of the neuron. Another function computes the output of the artificial neuron 
(sometimes dependant on a certain threshold). ANNs combine artificial neurons in order to 
process information. The schematic of the artificial neuron is depicted in Fig 1.5. 
The higher the weight of the artificial neuron, the stronger will be the input which is multiplied 
by it i.e. stronger would be the synaptic connection. Weights can be positive or negative. When 
the weight is negative, the signal is inhibited whereas if the weight is positive, the signal is 
excited. Depending on the weights, the computation of the neuron will be different [12]. 
 
Fig 1.4 An Artificial Neuron extracted from [11] 
ACTIVATION 
FUNCTION 
OUTPUT INPUTS 
WEIGHTS 
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By adjusting the weights of an artificial neuron, the output for specific inputs can be obtained. 
But if an ANN is made up of thousands of neurons, it would be quite complicated to find all the 
weights manually. Hence, algorithms were being developed which can adjust the weights of the 
ANN in order to obtain the desired output from the network. This process of adjusting the 
weights is called “learning” or “training” [7]. There are various kinds of ANNs which are used 
in various applications. Artificial neural networks have been evolved over the period of time.  
1.4.2 EVOLUTION OF ARTIFICIAL NEURAL NETWORKS 
There are three generations of neural networks being evolved currently they are [13]: 
1. Generation 1: Binary networks (activation of 0 or 1) such as implemented by 
McCulloch and Pitts’ neurons and the Hopfield network.  
2. Generation 2: Real-valued networks, where activation is representative of the 
'mean firing rate' of a neuron, such as Back propagation networks and 
Kohonen self-organizing maps.  
3. Generation 3: Spiking neural networks (SNNs).  
 
In this application, a spiking neural network model is being used. Hence, this chapter would 
focus only on the details of Spiking Neural Networks (SNNs). 
1.5 SPIKING NEURAL NETWORKS 
Spiking neural networks (SNNs) as discussed before, belong to the third generation of neural 
network models. These networks have high level of realism in a neural simulation. SNNs take 
into account the concept of time into their operating model in addition to the 
neuronal and synaptic state. The neurons in the SNN do not fire at each propagation cycle but 
fire only when its membrane potential reaches a specific threshold value. When a neuron fires, a 
signal is generated and then transmitted to other neurons. This in turn, will lead to the increase 
or decrease in the potentials of these neurons [14]. 
In the context of spiking neural networks, the current activation level which is modeled as 
a differential equation is normally considered to be the neuron's state, with incoming spikes 
pushing this value higher, and then either firing or decaying over time. There are various coding 
techniques available for the interpretation of the outgoing spike train as an equivalent real-value 
number, either relying on the frequency of spikes, or the timing between spikes, to encode the 
information [14]. 
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Spiking neural networks can be used for information processing applications. They can also be 
used in the study of the functionality of biological neural circuits since they possess realistic 
properties. But there are some of the disadvantages of spiking neural networks are the 
processing time, complex dynamics and limited knowledge.  
 1.5.1 TYPES OF SPIKING NEURAL NETWORKS 
There are 3 different types of spiking neural network models they are  
1. Systems of coupled equations of 2 or more variables using parameters with real 
biophysical correlates.  
2. Systems of coupled equations of 2 or more variables using parameters with no 
biophysical correlates.  
3. Integrate and Fire models.  
 
The two most important SNN models are Integrate & Fire model and Hodgkin-Huxley model. 
The Integrate & Fire model is considered to be the simplest model as it is easily understood, 
easily implemented and most commonly used neural model in various applications. Whereas, 
Hodgkin-Huxley model is extremely complex in nature and difficult to understand though it is a 
model which produces results with high level of accuracy [16]. Though Integrate & Fire model 
is derived from the approximations made in Hodgkin-Huxley model, it very well captures the 
generic properties of neural behaviour. Due to the increase in popularity of the Integrate & Fire 
model, there were several fairly complex models developed which were the variants of Integrate 
and Fire model. Some of these models are Maas and bishop model, Iglesias and Villa model, 
Leaky integrate and fire model, Izhikevich model and Reservoir model. Though there are 
several complex spiking neural network models, the neural model that is being used in this 
application is a Leaky Integrate and Fire model (LIF) with the reservoir concept called the 
Reservoir model. This neural model is considered to be one of the simplest SNN model. 
With respect to the implementation of onset detector in this thesis, the Leaky Integrate and fire 
model will be used to define the neurons and the synapses are defined by the three reservoir 
model as proposed by [18]. Hence this chapter will focus on the above mentioned models of the 
neurons and synapses. 
1.5.2 LEAKY INTEGRATE AND FIRE MODEL 
The SNN model used in this application is the Leaky Integrate and Fire (LIF) model. The 
neurons in this network are made to behave like leaky integrate and fire neurons whereas the 
synapses are modelled using the reservoir model proposed in [18, 19]. The following sub 
sections will give the details about the parameters that completely describe this neural model. 
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  1.5.2.1 Membrane potential 
The membrane potential of the neuron is given by equation (1.1a) and its equivalent discrete 
time domain equation is given in equation (1.1b). 
 
  
                                     , ( )
i i
b i
dV V
I t
dt 
                               (1.1a) 
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Here,  
 1iV t        is the Membrane potential of neuron  
 
 rest qV         is the value of the resting potential of the neuron 
 
 iS t         is the unit state  
 
 iV t         is the membrane potential at time instant “i”  
 
  
 
1
e
mem q
mem q
k

 
 
 
   is the leakage factor associated with the membrane time constant  mem q  
 
 ,b jI t     is the overall post synaptic potential of the neuron corresponding to frequency band 
“b” and sensitivity level “j” 
 
In this model the state unit Si (t) is a function of the membrane potential Vi (t) and threshold 
potential  q i , which is expressed mathematically in equation (1.2). 
                               Si (t) =H (Vi (t) -  q i )                                              (1.2) 
 The variable H is the Heaviside function which is described in equation (1.3) below as 
                          H(x) = 0: x<0, for H(x) = 1: x>0                                      (1.3) 
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The state of the unit depends on the refractory period trefractory[q], such that 
                                   
 
 
[ ]
[ ]
refract q
i i
refract q
t t
S t t S t
t

                                         (1.4) 
Equation (1.4) is valid for any  refract qt t  . If refractory period is equal to 1 time unit, then 
Si(t) would be a binary variable. An assumption is made that one unit can generate a spike if 
and only if Si(t)=1.  
1.5.2.2 Spike generation 
When the membrane potential crosses a certain threshold value  q
  , a post-synaptic spike is 
being generated indicating the detection of the onset. The spike is sent out via the axon. Once 
the post-synaptic spike is generated, the membrane value returns to its resting value Vrest.  
1.5.2.3 Onset neuron 
The onset neuron is defined by the three reservoir model which will be explained in the next 
section of this chapter.  
1.5.2.4 Post synaptic potential 
The post synaptic potential  ,b jI t as mentioned in equation (1.2b) is determined using the 
equation (1.5) given below. 
 
                                           , ,( ) * ( )
adj
adj
b n
b j h j
j b n
I t w C t

 
                                            (1.5) 
Here, 
w          = Weight of each synapse (which is considered to be the same for all synapses) 
, ( )h jC t  = the current amount of neurotransmitter in the cleft region of the synapse 
corresponding to the connection between the h
th
 frequency band at the j
th 
sensitivity 
level with the onset neuron) 
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nadj       = size of the neighborhood innervating the onset neuron, this has to be adjusted 
as per the number of overlapping of the frequencies in the response of the filter. nadj 
was made to be 1 as mentioned in [3] 
b           = number of the frequency bands involved in the topology 
1.5.3 THE THREE RESERVOIR MODEL 
The onset detection is being designed as per the three reservoir model [18, 19] of the synapses. 
As the name suggests this model has three interconnected regions/reservoirs containing the 
neurotransmitter at different levels these are: 
1. M= The presynaptic neurotransmitter reservoir (available) 
2. C= The amount of neurotransmitter in the synaptic cleft (in use) 
3. R= The amount if neurotransmitter in the process of reuptake ( which is used, but not 
yet available again) 
The interconnections of these three regions or reservoirs are done using the assistance of the 
three differential equations which explicitly describe their connection [18]. These equations are: 
1. 
dM
R gM
dt
   
                                               2.    
dC
gM C
dt
                       (1.6) 
                                               3.    
dR
C R
dt
    
Here, 
   α = is the rate at which the neurotransmitter is being transferred from C to R. 
 β = is the rate at which the neurotransmitter is being transferred from R to M. 
 g = is a positive quantity when a spike occurs and zero when there is no input spike. 
These rates are considered to be constants and are calculated for each sample period. Neither the 
losses nor the synthesis of the neurotransmitter are taken into account while deriving these 
equations and the amount of post-synaptic depolarization is assumed to be directly proportional 
to C. The 3 Reservoir model can be visualized as shown in the diagram below (Fig 1.8). The 
processes illustrated in the diagram would happen in parallel except for Process 3 which will 
happen only if a spike is encountered.  
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A point to ne noted is, that this model gives only the equations for the synapses. The other 
neural parameters and synaptic parameters are derived from the original Leaky Integrate and 
Fire model. 
 
Fig 1.5.Diagrammatic Representation of the 3 Reservoir Model 
In order to implement the reservoir model equations in SNAVA, the differential equations in 
equation were converted into equivalent discrete time domain equations which are shown in 
equation (1.7).  
𝑀(𝑡 + 1) = 𝛽𝑅(𝑡) + (1 − (𝑆𝑗(𝑡) ∗ 𝑔)) 𝑀(𝑡) 
                                      𝐶(𝑡 + 1) = ((𝑆𝑗(𝑡) ∗ 𝑔))𝑀(𝑡)+ (1-α)C(t)                            (1.7) 
𝑅(𝑡 + 1) = (α* C(t)) + (1-𝛽) R(t)) 
Here the condition for the constant g is included by means of adding 𝑆𝑗(𝑡) to the equation. 
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Chapter 2: SNAVA- AN OVERVIEW 
In the human mind, the number of possible connections that can be made between neurons 
greatly exceeds the number of atoms in the universe. 
-Alan Moore 
 
 
 
 
 
 
 
 
 
 
 
 
 
SNAVA is the acronym for Spiking Neural-networks Architecture for Versatile Applications [2] 
which has been developed by the Advanced Hardware Architecture (AHA) Research Group of 
ETSETB, Universitat Politècnica de Catalunya, Barcelona. This architecture was evolved by 
improvising the Ubhichip architecture which was designed as a part of the European 
PERPLEXUS project [1]. SNAVA is actually a Sanskrit word which refers to a “neuron” and 
hence the architecture acquired this name [2]. In this chapter the basic details of SNAVA with 
which an engineer can develop an application is provided. The detailed version of this 
architecture can be found in [2, 3]. 
 
2.1 SNAVA Architecture  
2.1.1 Processing Element Array 
2.1.1.1 Processing Element 
2.1.1.2 Synaptic BRAM 
2.1.1.3 Content Addressable Memory(CAM) 
2.1.1.4 Register Banks  
2.1.1.5 Spike Register  
2.1.2 Execution Unit 
2.1.2.1 Instruction Block RAM (BRAM) 
2.1.2.2 The Sequencer 
2.1.2.2.1 Sequencer State Machine 
2.1.3 Config Unit 
2.1.3.1 PE Array Selection lines 
2.1.3.2 Register Bank for Global SNAVA control 
2.1.4 Access Control Module 
2.1.5 Spike Generator 
2.1.6 Ethernet User side 
2.1.7 AER User Side 
2.2 Phases of Operation in SNAVA 
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2.1 SNAVA ARCHITECTURE  
SNAVA is Harvard architecture, RISC machine, SIMD processor that can emulate neural 
networks. This architecture is currently developed on a Xilinx Kintex-7 KC05 FPGA 
Development kit [2, 3]. The functional diagram of the architecture is shown in Fig 2.1. The 
SNAVA architecture has four primary modules they are:   
1. The Processing Element Array  
2. Execution module 
3. Access Control Module 
4. AER control module  
 
Fig 2.1 functional block diagram of SNAVA architecture [3] 
2.1.1 Processing Element Array 
 The processing element array as the name suggests has an array of processors that has all the 
components and modules with which the structure and functionality of a neuron can be 
emulated. In SNAVA a 10X10 array of processing elements is present. This array of processing 
elements are replicated using the concept of virtualization which is also known as time 
multiplexing. In other words, the same processing element is used to emulate more than one 
neuron called “Virtual Neurons” [2]. The schematic illustrating the virtualization concept is 
shown in Fig 2.2. 
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Fig 2.2 Virtualization Concept in SNAVA 
 In SNAVA up to 7 layers of virtualization can be implemented theoretically but in hardware up 
to 2 layers of virtualization has been implemented. Hence, each virtual layer can emulate 100 
virtual neurons. Hence in reality there is only one layer of processing elements but virtually 
several layers can be implemented. A schematic diagram of a single Processing Element (PE) is 
shown below in Fig 2.3. Every Processing Element is made up of 3 main modules which are: 
1. Configurable Processing Element (CPE) 
2. Synaptic BRAM  
3. Content Addressable Memory (CAM) 
 
2.1.1.1 Configurable Processing Element (CPE) 
The CPE is responsible for computing all the parameters that describe an algorithm. These 
parameters are generally defined with the help of certain mathematical equations. Hence the 
computation involves arithmetic, Boolean, and other SNN based operations. The SNN based 
operations are governed by a separate unit called the execution unit which will be discussed in 
detail in the forthcoming section. The execution unit comprises of a 16 bit ALU, n banks of 
registers and a 64 bit LFSR.  
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Fig 2.3 Schematic diagram of a single Processing Element [2] 
The features of the ALU inside the PE are listed as follows [2]: 
1.  Logical operations such as AND, OR, NOT & EXOR. 16 bit unsigned 
precision and 15 bit signed precision. 
2. 16 X 16  bit Multiplier with user defined operation (signed) 
a. UNMUL  instruction: 16 bit result out from the actual 32 bit result 
(unsigned & unsaturated) 
b. MUL instruction: 16 bit saturated result (Signed) 
3. Saturation (both positive and negative) protection for arithmetic operations 
4. Single or multiple shifts possible (RTL, RTR or SHLN, SHRN instructions) 
5. Multiple levels of conditional freeze (carry and zero) of ALU 
(FREEZE(NC/C/NZ/Z),UNFREEZE instructions) 
6. Logic for Virtual layers of neuron implementation 
7. The monitor buffer whose data is sent to the CPU for visualization. 
The detailed description of the above mentioned instructions are provided in Annexure C 
2.1.1.2 Synaptic BRAM 
The synaptic BRAM is used for storing the synaptic parameters of a particular neuron. Hence 
every PE is assigned with a synaptic BRAM. These synaptic parameters are hardwired into the 
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internal registers of the CPE as shown in Fig 2.4. Therefore, the instructions like LOADSP 
which are executed in a single cycle simultaneously fetch all the synaptic parameters of a 
particular synapse at the same instance of time. In the same manner, to store back recently 
computed parameters into the memory, the STORESP instruction is being used (See Annexure 
C).  
 
Fig 2.4 Synaptic BRAM hardwired to the Active registers [3] 
2.1.1.3 Content Addressable Memory (CAM) 
The CAM simulates the functionality of the biological synapse. It has ‘S’ (number of neurons 
per physical PE) number of tags that represent the neuron IDs with which the current neuron 
makes some synaptic connections. The entire network topology is defined inside the CAM. The 
topology definition must contain details about the source and destination Chips such as their 
Chip IDs (7 bits), the row and column positions (4 bits each) of the neuron and the depth of 
virtualization of that particular neuron (3 bits). The detailed description of the CAM file 
generation is given in Annexure A. The number of entries in the CAM depends upon the number 
synapses that are being used for each neuron in the topology definition. The CAM reads the IDs 
that are put on the AER bus during the second phase (which will be discussed later in this 
chapter) and compares it with the tags and generates the corresponding matches and writes them 
into the spike register [2]. These matches are can be interrelated to the post synaptic spikes. This 
is illustrated in Fig 2.5. 
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Fig 2.5 Schematic of the working of the CAM 
 
2.1.1.4 Register Banks 
The number of neurons that the CPE can emulate is a function of the number of register banks. 
Neural networks having neurons with varying number of synapses can be mapped on to the CPE 
since there is an appropriate logic being designed in it. But SNAVA architecture follows the 
methodology of assigning equal number of synapses and a Lookup Table (LUT) to every 
processor. The LUT denotes the number of synapses present in every neuron. Each register bank 
has eight 16 bit registers. There are two different kinds of register banks they are: 
1. Active Registers (R0 to R7) 
2. Shadow Registers (SR0 to SR7) 
 In SNAVA, there is one bank of active registers and n banks of shadow registers. Here, “n” 
represents the number of virtualization levels implemented in the SNAVA architecture. The 
main difference between an active register and a shadow register is that active registers are 
those registers which are fabricated to the ALU. Therefore, all ALU operations are done using 
these active registers. On the other hand, shadow registers are used for storing the neural and 
synaptic parameters corresponding to a particular neuron of a particular virtualization layer [2]. 
The data from the shadow registers can be retrieved to the active register for ALU computations 
using the SWAPS instruction (See Annexure C). 
2.1.1.5 Spike register 
It is a unit of ‘S’ single-bit registers, where ‘S’ is the number of synapses per PE. Each bit 
stored in the spike register represents the post-synaptic spike of the corresponding synapse 
position of the neuron. This register is written by the CAM in phase 2 of operation when it had 
completed reading and comparing all the neuron ids put on the AER bus. It sends the 
corresponding bit to the CPE when requested by the Execution unit. [2] 
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2.1.2 Execution unit 
The execution unit has an Instruction Block RAM (BRAM) and the sequencer. 
2.1.2.1 Instruction Block RAM (BRAM) 
The BRAM is a memory block that is used for storing information of the entire topology details 
of the neural network. This memory block can store up to 1024 values each of 16 bits in size. 
The first few address locations are allocated for storing instructions and global constants 
pertaining to the neural model. The remaining memory is assigned for storing the op codes 
corresponding to the instructions given in the assembler code. The memory mapping of the 
Instruction BRAM is provided in Fig 2.6. 
 
Fig 2.6 Instruction BRAM Memory Map [2] 
2.1.2.2 The Sequencer 
The complete control flow of the system is taken care by the sequencer. The sequencer emulates 
the neurons in two phases. 
 First Phase: The synapse and neural parameters are calculated and the 
corresponding spikes are generated. This phase ends with the termination of the 
sequencer. 
 Second Phase: AER address generator along with the sequencer indicates the 
beginning of the second phase. Upon receiving the notification from the AER 
control unit, the sequencer starts operating in Phase 1. 
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  The functions of the sequencer are [2]: 
1. Fetching of instructions from the BRAM 
2. Executes the control transfer instructions such as GOTO and RET (see 
Annexure C) 
3. Execution of instructions which is responsible for looping and iterations eg. 
LOOP and ENDL (see Annexure C). 
4. The instructions which are taken care by the PE, the sequencer just decodes and 
executes whereas operations which are pipelined, the sequencer fetches, 
decodes, and completes the execution. 
5. To ensure the transfer of the correct data to the PE, the sequencer provides the 
spike count to the synapse register and the synaptic BRAM of the PE. 
2.1.2.2.1 The Sequencer State Machine 
The execution of any algorithm in SNAVA involves the following process done by the 
sequencer:  
1. It decides the next state along with the instruction fetched from the BRAM. 
2. It generates the control signals and implements the current state. 
3. It stores as well as outputs the current state 
The state machine for the control signal generation is shown in Fig 2.7 below 
 
Fig 2.7 Sequencer state machine extracted from [2] 
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All the instructions executed by the sequencer are single cycle. The multiplication instruction 
MUL is an exception as it is a 2 cycle instruction. In case of certain instructions such as the 
GOTO, RET, LOOPS, LOOPN, ENDL and READMP the data has to be distributed and 
fetched from BRAM. Therefore, the pipeline needs to be broken, so the states GOTO1, RET1, 
LOOP1, ENDL1 and READMP1 (see fig 2.8). The structure and explanation of the sequencer 
instructions are as below: 
                        
                                             GOTO                                                         READMP 
                      
                                         LOOP                                                                OTHERS 
The sequencer also contains two special purpose registers for the execution of fixed number of 
emulation cycles (Phase I + Phase II). 
 
 Simulation_step_halt (16 bit register): When the MSB is ‘1’, the sequencer halts after    
the number of emulation cycles specified by the LSB 15 bits. MSB ‘0’ makes the 
sequencer operate infinitely. 
 Counter_NL (16 bit register): used for the purpose of conditional execution of 
branches (GOTONL).This counter is decremented every emulation cycle. It is very 
useful in implementing learning mechanisms like the STDP. 
 
2.1.3 Config Unit 
The Config unit mainly consists of two entities.  
1. PE array selection lines 
2. A register bank for global SNAVA control  
2.1.3.1 PE array selection lines 
The PE array selection lines are accessible to both the sequencer and the CPU. Both the CPU 
and the sequencer send the row and column ID of the PE to the config unit and it activates the 
corresponding lines to assert the corresponding target PE [2]. The illustration of these select 
lines is shown in Fig 2.8. 
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Fig.2.8. Element select lines from config unit extracted from [2] 
2.1.3.2 Register bank for global SNAVA control 
The register bank that contains a set of configuration registers is responsible for the global 
control of the SNAVA. This consists of the following registers which are tabulated in table 2.1: 
Table 2.1: Details of Configuration Registers [2, 3] 
Register 
number 
Description Function 
0 config_done_int register 
1= it indicates that the configuration has been 
completed, and the SNAVA can start its regular 
operation 
1 clk_mode register 
0 = the system clock runs in free-run mode 
 1= the system clock runs in step-by-step mode. 
2 dec_clk_counter register 
In step-by-step mode, it stores the number of clock 
steps to execute, decreasing at each clock cycle. It is 
a 16 bit register. 
4, 5, 6 inc_clk_counter 
They form a 48-bits clock counter allowing having a 
time footprint for recovered states of the chip. It 
increases at each clock cycle. 
7 contr_reset register 
This register can be set from the CPU in order to 
reset every reconfigurable unit. This signal resets the 
Macrocell array, AER bus, and sequencer. 
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2.1.4 Access Control Module 
The access control module gives permission to the PE array to access the sequencer and the 
external CPU. Some of the important roles played by this module are initialization of the system 
and debugging. The BRAM access switch [2, 3], CPE access control [2, 3] and the Config_Unit 
constitutes the Access Control Module. The BRAM access switch interconnects the synaptic 
BRAMs of the PE array and the CPU (sequencer). The switching for read and write access are 
provided by the BRAM access switch according to the signals that are being received. These 
details are tabulated in table 2.2. 
Table 2.2: Description of Each bits of the SNAVA memory map for the CPU access [2, 3]: 
31 30 29 28 27-26 25-16 15-13 12-8 7-3 2-0 
1 2 3 4 5 6 7 8 9 10 
BIT 
POSITION 
NAME OF THE SIGNAL DESCRIPTION 
1 WR_SNAVA To write SNAVA 
2 RD_SNAVA To read SNAVA 
3 BRAM ACCESS To Access the BRAMS 
4 BRAM SELECT 
Selects between Instruction and synaptic 
BRAMs (1/0) 
5 EXT Not used 
6 ADDRESS 
Address to be accessed in the case of 
BRAMs/ (18-16) level of shadow in case of 
CPE or the address of register in case of 
others 
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2.1.5 Spike Generator 
This module is responsible for sending spikes to the AER module. These spikes are produced 
during the processing phase and are stored in a FIFO which is a part of the AER module. The 
instruction SPIKEDIS (See Annexure C) informs the AER to start to distribute the spikes once 
the sequencer has completed the processing phase. Apart from this, the spike generator sends 
the details of all the neurons that have fired by sending their corresponding address to the AER 
control unit. The length of this address is 11 bits in total out of which 4 bits for the column 
position, 4 bits for the row position and 3 bits for the virtual layer in which the neuron is 
located. The AER address generator reads the LSB of the accumulator contents from every PE 
which has the spike generated by the neuron. The spike generator sends the address to the AER 
module once a particular virtual layer has been processed. Here, the execution of every virtual 
layer is carried out serially. 
2.1.6 Ethernet User Side 
Data monitor logic is to provide control to the user to send neural and synaptic information to 
the host CPU for monitoring the network at any point in the algorithm. There are two modes in 
which the Data monitor logic operates which are online scan and offline scan. These modes are 
detected and initiated by the sequencer by observing the patterns of the instruction STOREB 
7 
LAYER 
Layer Unit 
000 Flags 
001 Register bank PE 
010 LFSR registers PE 
011 PE RAM 
100 Ethernet User Side 
101 Sequencer 
110 AER Control 
111 Config Unit 
 
The module to be accessed 
8 COLUMN Column address in case of the array element 
9 ROW Row address in case of the array element 
10 ADDRESS REGISTERS Address of the register to be accessed in PE 
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and HALT whose details can be found in [3]. On the face of the instruction STOREB, the 
synapse/neural data from certain Active registers are buffered in a monitor buffer inside every 
CPE. When a STOREB instruction is followed by HALT, the sequencer initiates the offline 
scan mode. In offline scan the sequencer halts and the monitor buffer in each CPE is scanned 
one by one and the data is sent to the User side Ethernet which in turn is sent to the host CPU. If 
STOREB is followed by any other instruction other than HALT, then the sequencer initiates 
the online scan mode. This mode is the same as the offline scan but the sequencer does not halt 
after initiating this mode of transmission to the CPU. In case the sequencer comes across 
another STOREB while the User side Ethernet is busy sending the Neural/Synapse information 
from the previous STOREB, the sequencer halts till the User side Ethernet is free and then 
continues execution. However when the sequencer is halted, entities in SNAVA can be accessed 
by the host CPU. The details about the STOREB and HALT instructions are provided in the 
instruction set in Annexure C 
2.1.7 AER User Side 
Spike distribution is done by means of the AER communication scheme. To facilitate flexibility 
to the user in order to improve the performance of the system with respect to communication, an 
AER data interface was developed which was independent of the transmission medium. Recent 
FPGAs have the ability to communicate through serial transceivers at a very high speed which 
was impossible in case of the past few FPGA designs. The AER data interface generates control 
signals to send and receive spikes from the AER module [3]. 
 
2.2 PHASES OF OPERATION IN SNAVA 
The SNAVA architecture simulates any SNN model with the help of two periodic phases  
1. Spike Processing – Phase 1 
2. Spike Distribution – Phase 2 
The role of each module in each phase of the architecture is shown in Fig 2.9. The series of 
events happening in SNAVA is analogous to the biological process that is happening between 2 
neurons interconnected through a synapse. This process has already been discussed in Chapter 1 
in the section named “how neurons communicate?”  
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Fig 2.9 Phases of Operation in SNAVA extracted from [3] 
The synaptic registers of the SNAVA architecture are equivalent to the dendrites of the neuron, 
which are responsible for storing the spikes of the corresponding source neuron from the 
previous spike distribution phase. Once the system enters into the spike processing phase, the 
spikes from the synaptic registers are processed in accordance to the algorithm. The soma 
comprises of the Processing Element (PE), the synaptic parameter BRAM, Instruction BRAM 
and the Sequencer. Since the concept of virtualization has been embedded in SNAVA, when a 
layer of neurons complete the processing phase, a series of spikes are generated by the AER 
address Generator module which are then sent to the AER bus (similar to the Axon of the 
biological neuron) in parallel with the algorithm execution to the next layer of neurons. When 
all layers of neurons have been processed, it indicates the completion of the algorithm 
execution. This marks the end of the processing phase. Once the processing phase is completed, 
the spike distribution begins. In this phase there is a flow of spikes through the axon which is 
emulated by means of broadcasting the spikes in the AER bus and then the creation of synaptic 
contact in the CAM located in the PE of each neuron. The spikes that enter the neuron are stored 
in the Synaptic register (Dendrites). 
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Chapter 3: ONSET DETECTION 
 
 
 
 
 
 
 
 
 
 
 
The ear in our human body detects the sound from the external environment in an amazing manner and 
sends equivalent electrical signals to the temporal lobe region of the brain which interprets these signals 
by using several signal processing techniques. One of the biological processes that happens in the 
human ear is the onset detection. Onset refers to the commencement of any changes in the acoustic 
signal which can be perceived by the ear [2]. The process of detecting the beginning of these changes 
in the sound that is entering the system is known as Onset detection. This detection is used in various 
applications such as speech recognition, music transcription, sound segmentation, lip synchronization 
and so on [3]. Hence the application that imitates this detection process done by the temporal lobe region 
is known as the bio inspired onset detector. To implement this application on hardware SNAVA is being 
used since it can emulate neurons. This chapter describes how the implementation of onset detector is 
done by using the 3 reservoir algorithm using the Leaky Integrate and Fire model [2] of Spiking Neural 
Networks on SNAVA. 
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3.1 ONSET DETECTION SYSTEM  
Onset detection system is made up of four main blocks namely  
1. Sensors 
2. Filters 
3. Spike coders and  
4. Spiking neural network.  
The sensors are those which detect the external parameters and convert into equivalent electrical signal. 
Here the sound is being converted into equivalent electrical signals. These signals are then passed 
through the bank of filters. Each filter is centred to a particular frequency and the signals are being 
filtered accordingly. The response from the filter is passed through the spike coder in order to generate 
equivalent spikes for these signals. Finally, these spikes enter the SNN topology and accordingly alter 
the neural and synaptic parameters of certain neurons so that these neurons fire indicating the detection 
of onset in the system. This system was proposed by Prof Leslie Smith and Prof Dagmar .S. Fraser [2] 
and they have shown results in simulation level using the MATLAB software. This work concentrates 
on extending the same project in a real time environment with the help of SNAVA. The schematic of 
the entire system is shown in Fig 3.1.  
3.1.1 FILTERS 
As shown in Fig 3.1, the input sound is first detected using a sensor (Eg. Microphone) and sampled at 
the rate of a minimum of 16K samples per second and 16 bits linear [3]. These samples are then filtered 
using a series of Bandpass filters called the Gammatone filters [2]. The response of this filter is 
analogous to the basilar membrane of the cochlea [3]. 
Each filter is tuned at different centre frequencies Fc (around 15 bands are being used) ranging between 
200 Hz to 5 kHz [3]. This range is being used since the audible range of the human ear is from 20 Hz 
to 20 KHz. The filter delay also referred to as the Gammatone delay, is assumed to be proportional to 
the reciprocal of the bandwidth. The filtered signals are then passed to the Spike coder Module in order 
to obtain the onset fingerprint.  
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Fig.3.1 Schematic of the Bio-inspired system using LIF-Reservoir model for Cochlea (real time) 
Shown for n bands and one sensitivity level [2, 3]  
3.1.2 SPIKE CODERS 
The spike coders are similar to the design proposed by [2]. The design of these coders has been derived 
from the concept proposed by Oded Ghitza [1]. Here the filtered signal is converted to an equivalent 
spike which is fed to the SNN. The advantage of spike based representation is that this makes the system 
to work under a wide dynamic range [1, 2]. For every filter bank, there is a corresponding spike coder 
associated with it. In other words, there is a one to one connection between the outputs of the 
gammatone filter to the input of the spike coders. Each spike coder block consists of one input and 
certain number of sensitivity levels as outputs. The minimum energy level or mean voltage level the 
signal must have crossed in order to produce a spike is known as sensitivity level. Each coder can have 
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N sensitivity levels.  The threshold levels are made to be 3dB or 6 dB away from each other. The 
equation for the threshold levels is given by [2, 3]  
0*i iE D E                        (3.1) 
Where, 
Ei = minimum mean voltage level calculated for 25% of the signal after zero crossing. 
 E0 = the minimum mean voltage of the signal (fixed for all frequency bands) 
 D = is the separation between the threshold levels whose value is around 3dB or 6dB. 
 i= 1 to N which denotes the frequency band that is associated. 
Hence, each spike coder will contain N comparators where N will be the number of sensitivity levels 
of every coder. The output from the filter is taken and the positive going zero crossing is being detected. 
Once the zero crossing is detected the overall mean voltage level for the first quarter cycle is calculated. 
This value will be equivalent to the energy of the signal (since we know that E=q*V). This value is 
compared with the threshold level as given in equation (3.1). 
 If the calculated energy of the signal crosses this threshold value an equivalent spike is being generated 
in the same instance of time. A point to be noted is that the greater the threshold value the lesser would 
be the sensitivity level. Since sensitivity level describes the maximum ability of the coder to detect the 
weakest signal possible, when there is a spike generated in a band “m” there will be spikes generated 
in all j bands where j ranges between 0 to m. In other words, if a signal crosses a particular threshold 
level it means it must have crossed the lower threshold levels too to reach this threshold level. Once the 
spikes from all the levels are generated, the spike produced from the highest sensitivity level is sent to 
the Onset detector system. This is illustrated in the schematic diagram of the spike coder implemented 
is shown below in Fig 3.2.  
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Fig 3.2 Schematic of a single spike coder shown for 4 sensitivity levels. Here addr1, addr2, addr3 and 
addr 4 corresponds to the neuron address of the onset detector. 
Here each threshold level is D dB more than the previous value. The value of D is usually 3 dB i.e. 
1.414. Upon observing the outputs in Fig 3.2, one can see that all the sensitivity levels before the third 
sensitivity level produced a spike. Once the signal crosses the threshold level a spike is generated at the 
output. But these spikes are sent as mux selection signals to the digital circuitry shown in the right hand 
side of Fig 3.2. The spike is generated that corresponds to the maximum sensitivity level the signal has 
crossed. 
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3.1.3 ONSET DETECTOR  
The onset detector is designed using the three reservoir model [2, 3] for the synapses and spiking neural 
network (SNN) model used here is the Leaky Integrate and Fire Model. These models have already 
been discussed in chapter 1. The values of the neural and synaptic parameters used in the 
implementation are tabulated in table 3.1. The SNN topology is illustrated in the green coloured block 
of Fig 3.1. As we can see that each onset neuron has three inputs. One comes from the current frequency 
band and one from the previous band and one from the next band.  In case of the first and the last onset 
neuron we can see from the diagram that there are only two inputs. The third one is indicated by a dotted 
line which represents no connection as there is no previous band or next band respectively. This can be 
clearly seen in the diagram. Here the synapses are depressing in nature and the onset neuron fires once 
the membrane potential crosses a particular threshold value. Depending upon the frequency of the signal 
the threshold value varies from each onset neuron. The firing of a particular neuron indicates the 
presence of the signal and hence onset is detected.  
TABLE 3.1: Values of the neural and synaptic parameters 
 
Variable Value Hex 
Number 
of bits 
Short description 
w  0.04 4 4 Synaptic weight  [mV] 
Vrest -300 8AD0 16 Membrane resting potential [mV] 
trefract 7 0007 4 Absolute refractory period [ms] 
mem  15 -  Membrane time constant [ms] 
memK  61309
*** EF7D 16 Leakage Factor 
M(t) 500 1F4 10 Pre-synaptic Neurotransmitter 
C(t) 50 32 10 Amount of Neurotransmitter in the synaptic Cleft 
R(t) 900 384 10 Amount if neurotransmitter in the process of Reuptake 
θ ** 
Tabulated 
in table 
3.4,3.5,3.6 
16 Threshold Voltage [mV] 
α 0.125 - 3 RTR* Rate transfer constant of transfer from C to R 
β 0.0078125 - 7 RTR* Rate transfer constant of transfer from R to M 
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g 1 - 
No 
Rotation 
Rate transfer constant of transfer from M to C 
*RTR is the Rotate Right instruction in the SNAVA architecture. Upon executing one RTR instruction it is 
equivalent to dividing the number by 2 or in other words multiplying the number by 0.5. 
** Changes as per the frequency of the input signal 
*** Calculated using equation (3.9) which is discussed below. 
 
The values of the three reservoir variables M, C and R were fixed as 500, 50 and 900 respectively. The 
reason behind fixing these values is that the reservoir R must be the source of neurotransmitter. Hence 
for sufficient amount of neurotransmitter has to be transferred to C via M when there is a spike so that 
there is a significant increase in the membrane potential of the next neuron. Since the maximum value 
R can take is 1024, R was assigned with a value close to 1024 which is 900. Looking at the behaviour 
of C from Chapter 1, it can be understood that some remnants in this reservoir would contribute for the 
process of reuptake. Hence the value of C reservoir must be very minimal in comparison with R. 
Therefore, C was assigned with 50. Now, the value of M must be intermediate between R and C due to 
which M was made to be 500. 
The value of α, β and g were chosen to be small since the values of M, C and R were limited 
to 10 bits. Since the maximum value of the reservoir variables can be 1024, the rate of transfer 
of neurotransmitter must be in between 0 to 1. The values of the rate constants used in [2] were 
g=1100 α =100 and β=9. Since g refers to the rate of transfer from M to C which has to happen 
as quick as possible in the presence of a spike it has been assigned with the largest value in the 
range i.e. g=1. Since the amount of neurotransmitter in R must not be lost quickly as it must 
be able to recover the M after the spike for the next  onset detection, the value of β was made 
very small as well as a multiple of 0.5 for easier coding purpose hence β=0.0078125. The value 
of α has to be lesser than g but greater than  β since the process of reuptake must be faster than 
the process of transferring the neurotransmitter from R to M so as to recover the lost 
neurotransmitter (the neurotransmitter lost from the cleft to the next neuron). This is because 
the R reservoir must regain its original amount so that it has the capability of transferring a 
good amount to M so that this is transferred to C in the presence of a spike causing a good 
increase in the membrane potential of the destination neuron. Therefore the value of α =0.125. 
The calculation of the threshold voltage is discussed in the experimental results section (section 
3.5) for better understanding purposes. 
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The value of the leakage factor is being normalized using the following calculation as shown 
in equation (3.2) 
Kmem = (2
16 – 1)*e (-1/ mem )                (3.2) 
 
3.2 HARDWARE IMPLEMENTATION  
In the initial level of implementation of onset detection system, the filters were temporarily not included 
due to time constraints. In order to check the system, an equivalent Lookup Table (LUT) was 
implemented which generates signals of a certain amplitude and frequency which is given by the user. 
The Block Diagram of the entire system which was implemented in hardware is shown in Figure 3.4.  
 
Fig 3.4 Block Diagram of the Onset Detection using Lookup Table as input to the spike 
coders. (Shown for 4 input signals) 
3.2.1 LOOKUP TABLE (LUT) 
The lookup table consists of several sample values of sinusoidal signals which are stored in the ROM 
memory of the Xilinx Kintex-7 (KC705) FPGA Board. The sinusoidal signals are generated according 
to the input frequency and amplitude the user provides. This lookup table implementation is also well 
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known as the Direct Digital Synthesis Technique (DDS). A schematic diagram of the implemented 
onset detection block with LUT as input is depicted in Fig 3.5 below. Here the input frequency and 
amplitude to the LUT must be given in its equivalent hexadecimal value. The hexadecimal value is 
calculated as per the circuitry being used in here. The LUT generates the samples for every clock cycle 
of a counter that is designed. The maximum number of clock cycles it requires for the LUT to generate 
a complete sinusoidal wave will be 2050 as per the design implemented in this thesis. Since the FPGA 
works under the clock frequency of 125 MHz, the time period of each clock cycle will be 8ns. Therefore, 
the time period of the input signal in hexadecimal that the user provides would scale the counter 
accordingly in order to produce the appropriate sinusoidal wave of the required time period. The 
hexadecimal value for the frequency is calculated using the following formula given in equation (3.10), 
(3.11) and (3.12). 
                 (10) (10)1/Timeperiod Frequency                       (3.10) 
  (10) (16)8 * *2050Timeperiod ns Timeperiod              (3.11) 
            (16) (16)1/Timeperiod Frequency                           (3.12) 
A point to be noted here is that the sinusoidal waveforms are generated at the same instance of time 
from the lookup table. This is illustrated in Fig 3.5. 
 
Fig 3.5 graph showing the outputs from the LUTs 
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3.2.2 SPIKE CODERS 
The Spike coders were implemented as per the logic proposed by Prof. Leslie Smith which was already 
discussed in section 3.1 of this chapter. The design was implemented in Xilinx Kintex-7 (KC705) FPGA 
Development kit using VHDL coding and the bit file was generated using the VIVADO software 
provided by Xilinx. This bit file was then programmed to the Development board using the Chipscope 
Pro software provided by Xilinx to configure it. The steps involved for configuration of the Board are 
shown in Annexure A. For initial level implementation, the number of spike coders was limited to 4 and 
each coder had 4 sensitivity levels. The values of the threshold levels were calculated as per equation 
(3.1). The further details of the coders are given in Table 3.2. 
Table 3.2: Details of the Spike coder 
Parameter Value in decimal Description 
Number of coders implemented 4 NIL 
N 4 Number of sensitivity levels per coder 
D [dB] 3 separation between the threshold 
levels in dB 
D √2 = 1.414 separation between the threshold 
levels 
E0  21.2132 Initial mean voltage level [mV] 
E1 30 Threshold level 1 = D* E0 
E2 42 Threshold level 2 = (D2)* E0 
E3 60 Threshold level 3 = (D3)* E0 
E4 85 Threshold level 4 = (D4)* E0 
3.2.3 ONSET DETECTOR  
The onset detector with the SNN model was implemented on SNAVA architecture with a single 
virtualization layer being enabled. The transmission of spikes from the spike coder to the SNAVA 
containing the onset detector network was by means of the AER protocol implemented in the SNAVA 
architecture [4]. The packets of data for the two boards were sent using the Ethernet with the help of a 
host PC connected to the boards. 
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The implementation consists of 3 major steps (See Fig 3.6) they are: 
1. Implementation of the topology 
2. Mapping of Variables 
3. Assembler code 
4. Configuration of the Boards 
 
 
Fig 3.6 steps involved in the implementation of Onset detector  
3.2.1.1 Implementation of the Topology 
 
The topology of the SNN has to be implemented in the CAM. The file that is understood by the CAM 
to generate interconnections between the neurons is given by the cam_snava (See ). First of all, the 
cam_snava was first designed in order to provide the complete topology details to configure the board. 
The LUT and the Spike coders are designed in a single Kintex-7 FPGA board which was considered as 
Chip ID 1. The onset detector block was implemented in another Kintex-7 FPGA board which was 
named as Chip ID 2. Hence the entire topology was mapped in such a way that the source is the output 
of the spike coder from Chip ID 1 and the destination is the onset neurons from Chip ID 2. The 
schematic of the interconnection of the two boards is shown in Fig 3.7. In this the dotted arrows depict 
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no interconnection. The details pertaining to the development of cam_snava can be seen in Annexure 
A. The two FPGA boards are connected in a ring configuration by means of the AER bus [4], whose 
detail is out of scope of this work. The purpose of this bus is to efficiently transmit the spikes between 
neurons which are either intra- or inter-chip. 
 
Fig 3.7 Topology of the connections between the outputs of the spike coders and the onset neural 
network 
3.2.1.2 Mapping of variables 
The mapping of the variables was done according to the resources available. This section discusses 
about the details of how the variables are being mapped in the BRAM and Shadow registers. 
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a. BRAM 
The allocation of the BRAM was done in such a way that 10 bits were allocated to the Reservoir 
variables i.e. M, C and R each. Since the size of each BRAM location is 32 bits, but the synapse type 
(St) and the spike (Sj) has to be allocated with 1 bit each. Hence, the remaining 30 bits were equally 
distributed to the 3 reservoir variables. Therefore, each reservoir variable was 10 bits in size. The 
Allocation of bits in the BRAM and the connections to the register bank are shown in detail in Fig 3.8. 
 
Fig 3.8 Allocation of bits in BRAM 
b. Shadow Registers 
Since the differential equations of the synapses contain both the current value as well as the previous 
value, to implement these equations in SNAVA, the shadow registers R5, R6 and R7 are being exploited 
to store the previous values of M, C and R. Depending upon the frequency of the input signal to the 
onset neuron the threshold voltage of the neuron varies hence threshold is made as a local variable by 
allocating it to R4. The remaining neural parameters such as Sum of weights, Post synaptic Spike, 
Membrane potential, Refractory period which differ from one neuron to another were also made as local 
variables. The illustration of the shadow register mapping is shown below in Fig 3.9. 
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Fig 3.9 Shadow register mapping details  
3.2.1.3 Assembler code 
The assembler code was written using the Notepad ++ editor and compiled using the SNAVA_conf 
software [6]. This software was developed by Mr. Albert Marti and a user’s guide has been written. The 
entire assembler code is provided in Annexure B of this thesis. The SNAVA_pkg, config file and the 
bin file of the assembler code were generated using the SNAVA_config software. The procedures for 
using this software and generating these files mentioned are given in Annexure A.  
3.2.1.4 Configuration of Boards 
Once the architectures of the spike coder and the onset detector were designed and the corresponding 
bit files were dumped onto the appropriate FPGA boards, using the SNAVA HMI a user interface 
developed in [7]. The assembler code was dumped to Chip ID 2 and the appropriate frequencies and 
amplitude values were sent to Chip ID 1. The steps involved for using SNAVA_HMI is given in 
Annexure C. The details of the values used in SNAVA_HMI are given in Table 3.3. For initial level 
implementation, the first sensitivity level of each coder was enabled for all the 4 coder blocks. 
Table 3.3: Values to be entered in SNAVA_HMI environment 
Parameter in SNAVA_HMI Value in decimal 
Total number of processors 100 
Maximum number of synapses per processor 20 
Maximum number of neurons per processor 7 
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Amount of packages read from SNN 6600 
 Since SNAVA has 10X10 array of PEs, the total number of processors is 100. The number of packets 
that the Ethernet has to send will be 6600 since each simulation step requires 22 packets and in order 
to perform 300 simulations a total of 6600 packets are required. 
3.3 EXPERIMENTAL RESULTS 
The first level of testing the onset detector was done by enabling only the first sensitivity level and for 
4 different frequencies.  Here the SNAVA architecture was implemented for a single virtual layer. The 
frequencies taken into account were in the range of 250Hz to 6 kHz as proposed in [2] as well as 
logarithmic in nature as the response of the filter would be in log scale. The amplitude was fixed in such 
a way that the energy of the signal crosses the first threshold level (since the first sensitivity level was 
only enabled currently). The number of packets sent via the Ethernet was around 6600 for performing 
300 simulation steps. The graphs of the neural and synapse parameters were being plotted using the 
SNAVA_HMI [7] software. The screenshot of the experimental setup of the 2 Kintex-7 boards is shown 
in Fig 3.10.  
 
Fig 3.10 Experimental setup of the FPGA boards 
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The input frequencies given to the network and the neurons to which they are fed to are given in the 
Table 3.4. 
Table 3.4: Input Frequency and Amplitude to the System and the assigned neuron. 
Input frequency 
[Hz] 
Hex value 
Input 
Amplitude [mV] 
Hex value 
Onset Neuron 
number assigned to it 
250 244 200 40 1 
680 90 200 40 8 
1850 33 200 40 15 
5000 12 200 40 22 
 
According to the frequency of the input signal, the values of the threshold were tuned accordingly so 
that the onset is being detected. The threshold voltage for each neuron is determined by first keeping 
the initial threshold voltage around -50mV so that none of the neurons fire. Then the behaviour of the 
membrane potential for this condition was analysed for the neurons 1,8,15 and 22 and the maximum 
value it acquires upon receiving the spikes is determined. The threshold voltage is kept slightly lesser 
than this value. By doing this, the neuron fires once indicating the onset detection and also makes sure 
that this neuron will not fire once again as it will not reach this threshold value. This is because, the 
neuron goes to its resting potential once it has fired and recovers only after a certain period of time 
which is around of 3ms. This is called the refractory period. Even after the neuron recovers from its 
refractory period, there will be insufficient amount of neurotransmitter available in the cleft region when 
the next spike is sent to this neuron.  
Onset detection is successfully working in the SNAVA architecture and the experiments were done for 
the frequencies in the range of 200 Hz to 5 kHz as proposed in [3]. The detection of the 4 frequencies 
is depicted in the neural raster plot shown in Fig 3.11. From the raster plot one can see that the 
frequencies are detected at the emulation cycles 9, 10, 11 and 13. The input spikes to the onset detector 
can be seen in Fig 3.12 (a), (b), (c) and (d) and the difference in the frequencies can be observed since 
each input spike train have different temporisation which justifies that they are of different frequencies. 
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Fig 3.11 Raster plot of the Onset Detector block detecting 4 different frequencies by neuron no 1, 8, 
15 and 22.  
Here one can see that neuron 22 though it corresponds to a higher frequency i.e. 5 kHz; there is a delay 
in the onset detection. This is because of the topology design of the onset detector. In case of neuron 
22, the neuron has inputs only from 2 synapses one having spikes corresponding to 5 kHz with 200 mV 
amplitude and another is the spikes corresponding to 1.85 kHz and 200 mV amplitude (see Fig 3.12(a)). 
Therefore due to border effects there is some delay in the onset detection. In case of neuron 15 and 8 
the 3 synapses are connected to the spike coder hence the onset is being detected earlier than neuron 22 
(see Fig 3.12(b) and (c)). Here onset detection in neuron 15 is earlier than neuron 8 which indicates that 
neuron 15 corresponds to a higher frequency than neuron 8. This is true because, neuron 15 corresponds 
to frequency of 3.5 kHz and amplitude 200mV whereas neuron 8 corresponds to a frequency of 1.85 
kHz and 200mV amplitude. The border effect is witnessed even in neuron 1 but it is not significantly 
seen as it is seen in neuron 22 since neuron 1 corresponds to a lower frequency and lower frequencies 
are to be detected late (See Fig 3.12 (d)). A point to be noted here is that Fig 3.12 (a), (b), (c) and (d) 
are shown for all the 10 synapses one the neuron since SNAVA can support 10 synapses per neuron. 
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But with respect to this application only the first 3 synapses are being used. Hence the graphs can be 
seen only in first, third and fourth row of the graphs presented in these diagrams. 
 
Fig 3.12 (a) Synaptic waveforms depicting all synapses of neuron 22 
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Fig 3.12 (b) Synaptic waveforms depicting all synapses of neuron 15 
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Fig 3.12(c) Synaptic waveforms depicting all synapses of neuron 8 
Chapter 3: Onset Detection 
 
57 | P a g e  
 
Fig 3.12(d) Synaptic waveforms depicting all synapses of neuron 1 
The behaviour of each neuron was studied by analysing the neural waveforms of the membrane potential 
(Vi), the post synaptic spike and the sum of weights. To understand this neuron 1 is analysed here. This 
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is shown in Fig 3.13. From this figure we can see that the initial membrane potential is the resting 
potential which is -300mV and it keeps rising for every emulation cycle. The onset is detected during 
the emulation cycle 13 which is clear from the raster plot. At this moment the post synaptic spike is 
being generated which indicates the firing of the onset neuron. This marks the detection of the onset.   
 
Fig 3.13 Neural waveform for Neuron1 
The process happening in the synapses of neuron 1 is similar to the reservoir equations discussed earlier. 
Here the synapse 2 of neuron 1 is analysed in Fig 3.14. In this graph the behaviour of M is almost 
complementary to the behaviour of C. Moreover, in the presence of spike the value of M is completely 
Chapter 3: Onset Detection 
 
59 | P a g e  
transferred to C. The value of R gradually decreases, but at some cycles this value slightly increases 
due to the contribution of the reuptake process from C to R.   
 
Fig 3.14 Synaptic Waveform for Neuron 1 
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A similar analysis was being made for neuron 8, 15 and 22 and the details were tabulated as shown in 
Table 3.5 
TABLE 3.5: Table depicting the threshold values for different frequencies and the results  
Neuron number Input frequency [Hz] 
Threshold voltage 
[mV] 
Emulation cycle at 
which Onset is 
detected 
1 250 -250 13 
8 680 -207 11 
15 1850 -173 9 
22 5000 -210 10 
 
A similar analysis was done by slightly modifying the threshold voltage of neuron 8, 15 and 22. The 
emulation cycle at which the onset was being detected changed. The neural raster plot for this case is 
being shown in Fig 3.15. The results were tabulated in Table 3.6. 
 
Fig 3.15 Neural Raster plot of the same input frequencies with different threshold voltages 
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TABLE 3.6: Table depicting the small changes in the threshold values and the results  
Neuron number Input frequency [Hz] 
Threshold voltage 
[mV] 
Emulation cycle at 
which Onset is 
detected 
1 250 -250 9 
8 680 -200 11 
15 1850 -170 9 
22 5000 -206 11 
 
Now the input frequency was being changed to 500, 1500, 3500 and 5000 Hz and the results were 
obtained. The details of this experiment are given in Table 3.7. The neural raster plot depicting the onset 
detection of these frequencies is shown in Fig 3.16. 
 
Fig 3.16 Neural raster plot for Frequencies 500, 1500, 3500 and 5000 Hz showing the onset detection 
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TABLE 3.7: Table depicting the changed values of input frequencies with results 
Neuron number Input frequency [Hz] 
Threshold voltage 
[mV] 
Emulation cycle at 
which Onset is 
detected 
1 500 -230 13 
8 1500 -182 13 
15 3500 -160 12 
22 5000 -202 14 
 
The results presented in this thesis are for the initial level prototype of the onset detector. Here the 
threshold voltage is being tuned in accordance to the input frequency. Hence this system though it is 
working, it cannot be used since changing the threshold value manually is not what happens in the 
biological neuron. Rather, the change in the leakage factor and the synaptic weights seems to be more 
realistic. Hence the changes that are being made in this system are discussed in Chapter 4 in the ongoing 
work section. 
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Chapter 4: CONCLUSIONS AND 
FUTURE DEVELOPEMENT 
 
 
 
 
 
 
This chapter deals with the pros and cons in the implemented system and also suggests some 
modifications and improvements that can be done in order to make the existing system more 
accurate with the concept being proposed in [2, 3]. 
4.1 PERFORMANCE OF THE SYSTEM 
In this section, the total time taken by the onset detector to detect a frequency is being 
calculated. Based on this calculation the performance of the detector is analyzed. The 
calculations were made for each sub routine of the assembler code and the total time taken for 
the system to detect the onset was computed. The number of clock cycles for each subroutine as 
well as for the entire algorithm in terms of the number of neurons and number of synapses per 
neuron has been reported below. 
Table 4.1: Tabulation of the Emulation Cycles taken by each subroutine of the Program 
NAME OF THE SUB ROUTINE 
NUMBER OF CLOCK 
CYCLES  
TYPE OF 
PARAMETER 
CALCULATED 
Membrane Value 36 Neural 
Synapse Load 5 Synaptic 
Calculation of M (t) 41 Synaptic 
Calculation of R (t) 36 Synaptic 
4.1 Performance of the System 
4.1.1 Calculation of Emulation Time 
4.2 Ongoing Work 
4.3 Conclusions  
4.4 Future Work 
References 
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Calculation of C (t) 39 Synaptic 
Synapse Weight 18 Synaptic 
Synapse Save 42 Synaptic 
Spike Update 37 Neural 
Refractory Period 6 Neural 
Neural Display 11 Neural  
Enable Spikes Propagation 6 Neural 
TOTAL NUMBER OF 
EMULATION CYCLES 
277 
OVERALL SYSTEM 
EXECUTION TIME 
4.1.1 CALCULATION OF EMULATION TIME 
Now, the total number of emulation cycles taken for the computation of the Synaptic parameters 
will be = 5+41+36+39+18+42 =181 emulation cycles 
The total number of emulation cycles for computing the neural parameters and transferring of 
spikes to the onset detector together = 277-181 = 96 emulation cycles 
Let “Nv” be the number of virtualization layers and “S” be the number of synapses used in each 
neuron i.e. the number of synaptic connections for each PE. In this application, Nv = 1 and S=3 
as per the explanation given in the previous chapters. 
Therefore, the total emulation cycles taken by the system will be given as in equation (4.1) 
𝑻𝒄 = 𝟗𝟔 ∗ 𝑵𝒗 + 𝟏𝟖𝟏 ∗ 𝑺                (4.1) 
Hence, by substituting the values of Nv and S in equation (4.1)  
𝑻𝒄 = 𝟗𝟔 ∗ 𝟏 + 𝟏𝟖𝟏 ∗ 𝟑          (4.2) 
𝑻𝒄 = 𝟔𝟑𝟗  Clock Cycles      (4.3) 
The FPGA Board operates under the Clock Frequency of 125 MHz.  Hence, the time period of 
each clock cycle would be 8 nanoseconds. Hence the value of Tc will be 639 X 8ns. 
Therefore the total emulation time the system takes to detect the onset is, 
Tc = 5.112 X10 -6 Seconds. = 5.112 µs       (4.4)  
Chapter 4: CONCLUSION 
 
 
65 | P a g e  
In other words, the algorithm takes nearly 5.112 µs every time to compute the neural and 
synaptic parameters for every emulation step. Therefore it can be concluded that the system is 
fast in its computation and can operate in real time. 
4.2 ONGOING WORK 
The current implementation presented in this thesis was done by keeping the leakage factor and 
synaptic weight as a constant and the threshold was varied in accordance to the input frequency. 
But in comparison with the work presented in [2, 3] there was a slight variation in the approach 
used for the onset detection. In the work done in [2, 3], the threshold and the weights were 
made to be a constant for all the neurons but the leakage factor was varied as per the incoming 
frequencies. Hence these modifications are being done in the system. Moreover, one of the LUT 
input was replaced with the function generator. The input from the function generator is fed to 
the Analog to Digital Converter (ADC). The equivalent digital word from the ADC is sent to the 
spike coders. The ADC used here has a resolution of 16 bits and a sampling rate of 1 Million 
Samples per Second (MSPS) [1]. The leakage factor was varied using the equations (4.1), (4.2) 
and (4.3). 
𝜏 =
𝐾
𝑓𝑐
          (4.1) 
Where, 
  = membrane time constant 
cf = frequency of the input signal/Centre frequency of the filter  
k =Proportionality constant  
Now using this equation (4.1) and assuming the initial membrane time constant and the initial 
frequency to be min and minf respectively. Then using equation (4.1) the membrane time 
constant  for a particular frequency f is determined. This is represented mathematically using 
equation (4.2). 
 
min
min*
f
mem
f
 
 
 
 
 

       (4.2) 
Where, 
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    min       = minimum membrane time constant 
  minf        = minimum frequency 
  f               = Frequency  
  mem        = membrane time constant for a frequency f  
Once the membrane time constant   is calculated, the leakage factor can be calculated using 
the formula given in equation (4.3). 
1
e memmemk

 
 
          (4.3) 
 
 
Where,  
memk        = Leakage Factor  
mem         = Membrane time constant  
Apart from this there are some changes being done in the spike coders. The spike coders 
implemented before generated the spikes once the first quarter of the signal was processed. This 
was possible in software implementation with the recorded sound. But, current implementation 
of the spike coders generates the equivalent spikes after the completion of the entire cycle of the 
input signal, since in real time the system needs to be causal. This is illustrated graphically in 
Fig 4.1. Otherwise the remaining logical design of the spike coders are the same as discussed in 
chapter 3. 
 
Fig 4.1 Spike generation process  
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4.3 CONCLUSIONS  
The Bio inspired onset detector that has been implemented on SNAVA using a preliminary 
synthesized input from a Lookup table. By observing the results obtained in Chapter 3 and the 
theoretical explanations given by [2, 3] it can be inferred that this application can be realized in 
SNAVA architecture.  
According to the literature [2, 3] the system exhibits some similarity with the biological onset 
detection process happening in the human ear. The range of frequencies used for testing the 
system was also from the auditory range. Though the Gammatone filters weren’t implemented 
in this thesis, an equivalent response was studied and implemented in the form of a Lookup 
Table.  
The spike generation system has some resemblance of the Auditory Nerve, but it is 
deterministic and the spikes are generated after every cycle of the input signal. In case of the 
Auditory nerve, the spikes are said to be stochastic in nature and the maximum rate at which 
they are generated is lesser than the highest Fc used to test this system. These properties of the 
auditory nerve are not implemented in the spike coders that has been developed in this thesis. 
The onset neurons implemented in this system fire when a simple stimulus is being given. 
However, it is not clear what would be their behavior in case of complex sounds which are 
biologically realistic [2].  
4.4 FUTURE WORK 
A point to be noted in this thesis is that the noise (low frequencies 10-200 Hz) is not taken into 
account. In case of a real time signals, noise is supposed to be an important factor that has to be 
considered. Hence, the system can be tested with inputs from a function generator through an 
Analog and Digital Converter (ADC).  
The results were presented with 4 spike coders corresponding to 4 input frequency bands with 
one sensitivity level enabled in each coder. This can be extended for 15 frequency bands with 
all 4 sensitivity levels being enabled thereby increasing the range of inputs for which the system 
can respond.  
Since the implementation was done using a LUT this LUT can be replaced with the Gammatone 
filters and introduce an instrumental sound clip as an input to test the system in a better real 
time environment. 
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The onset detection system implemented is non-adaptive in nature. Though this system can be 
easily understood and implemented, the system can only be tested by manually tuning all the 
neural and synaptic parameters. Though some parameters are not very critical, there are few 
parameters which have an impact on the system performance. The interaction between the 
reservoirs in the depressing synapses, the threshold voltage, the leakage factor, the degree of 
interconnection between the spike coder output levels and the onset neurons, as well as the 
weight of the synapses are some of the important parameters that influence the behavior of the 
onset detection system. Improper tuning of these values may lead to excessive firing of the 
onset neurons or onset not being detected at all.  
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ANNEXURE   A 
This annexure deals with the steps involved in the development of the cam_snava, the 
snava_pkg, config file using SNAVA_conf (proyecto) software [1]. Apart from this, the steps 
needed to congifure the boards for this application is provided. 
 The cam_snava is a .txt file that is used for loading the CAM (See Chapter 2 for more details) 
with the topology of the neural network required for the application so that the appropriate 
synaptic connections are made in the SNAVA architecture. The snava_pkg is a VHDL file 
containing the details about the interconnections between several synapses that are involved in 
the network topology. The config file is a VHDL file describing the initial values of the BRAM, 
shadow registers, memory program initialization of the board. The binary file is the equivalent 
.bin file of the config file. 
A.1 DEVELOPEMENT OF CAM_SNAVA 
Step 1:  
Develop an Excel file (.xls) in a particular format as shown in Fig A.1. This file has to be 
developed in order to give the details of the interconnections between 2 neurons. 
Here, the chip ID corresponds to the FPGA board being used. The Row and Column fields 
describe the position of the neuron and finally depth represents the virtualization level in which 
the neuron is located in the SNAVA architecture. There are 2 chip ids, row, column and depth. 
One belongs to the source and another to the destination FPGA board. The last field in this file 
refers to the type of synaptic connection between the source and destination neuron. 
 
Fig A.1: Screenshot of the Excel sheet in which the mapping details are being entered (Here it is shown for 20 synapses. A similar 
entry has to be made for all the synapses present in the SNAVA architecture) the connections that are made are shown in bold 
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From the above figure, it can be understood that each neuron has three synaptic connections (As 
per the topology proposed see Chapter 3 for more details) which are highlighted in bold letters. 
Since each neuron in SNAVA can support 20 synapses the remaining 17 synaptic connections 
must be defined in order to prevent any errors. Hence the remaining synaptic connections are 
disabled by giving “0000000” as the Chip ID.  
Step 2:  
Convert the above excel sheet entry into a .txt file with only the data and no other headings as 
shown in Fig A.2 below. Save the file name as cam_snava.txt in order to import the text file 
into the SNAVA_conf (proyecto) software later on.  The details about this software can be seen 
in [1].Make sure you save this text file in the location C:\snava\def. The reason why this file 
has to be stored can be seen in [1]. 
 
Fig A.2: The .txt version of the mapping containing only the chip ids, row, column and the depth of the 
source and destination neurons saved as cam_snava.txt. 
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Once the cam_snava.txt is ready the topology can be visualised in SNAVA_conf software [1]. 
The details how to use the SNAVA_conf software is discussed in the upcoming section of this 
chapter.  
A.2 HOW TO USE SNAVA_CONF SOFTWARE TO GENERATE 
THE SNAVA_pkg AND config_file  
This section explains the reader how to generate the snava_pkg file and the config file in order 
to dump these codes into the FPGA for this application.  
Step 1:  
Once the cam_snava file is ready, open the SNAVA_conf (proyecto) software from the 
location shown below in Fig A.3 (a). Once you get the Proyecto Icon as shown in Fig A.3 (b) 
double click on it. A Visual Basic window is opened.  
 
Fig A.3 (a): Location of the SNAVA_conf (proyecto) software 
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Fig A.3 (b): Location of the SNAVA_conf (proyecto) software 
Step 2:   
The visual basic window gets popped up. Click on the run button indicated by an arrow in Fig. 
A.4. 
 
Fig A.4: Running of Proyecto (SNAVA_conf) 
Step 3:  
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A new window is opened providing details of the Network such as neural parameters, Synaptic 
Parameters with a space for showing the graphic in the left hand side. 
 
Fig A.5: Diagram explaining each parts of the Software 
The “Network” name reveals the name of the application. Near this the “description” of the 
network is given in the right hand side. “Description” tells the name of the network. In this case 
it is LOOP_BACK. Make sure you enter the description in Uppercase without any spaces in 
between. The “LUTS” describe the use of lookup tables in the architecture and the 
“Virtualization” tells the use of virtual layers implemented currently in the SNAVA 
architecture. “Chips” indicate the number of FPGA Boards that to be used for the application. 
In this case it is 1. “Model” describes about the type of SNN to be used in the application. In 
our case it is Leaky integrate and Fire Model. Other models such as Iglesias and Villa, 
Integrate and fire, etc., are also available and further models can also be updated into the 
software by clicking into the “Models” button in the bottom as shown in Fig A.5. To select a 
particular SNN model click the drop down box and select the appropriate model. (See the Green 
arrow in Fig A.5) 
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The architecture details elucidate the number of neurons and synapses that are available in the 
SNAVA architecture. Type represents the type of FPGA board being used for the 
implementation of the application. In case of this application, ONSET_DETECTION we need 
to select Kintex. (Here there are 2 Kintex names just for the reference for the user to indicate 
that many FPGA board configurations can be added into this block). “Neu x Row” tells the 
number of Neurons in each row and similarly “Neu x Col” tells the number of neurons in each 
column. “Synap x Neu” describes the number of synapses in each neuron in the SNAVA. 
“Depth” describes the number of virtual layers in that particular chip selected in the architecture 
detail of the neurons. Please note that these Values described above are to be entered by the user 
by clicking the appropriate architecture detail of the neuron in the left hand side and then 
click on Modify to give appropriate details see Fig A.7.  In our example it is shown in the 
Figure A.5. 
Step 4:  
To add any variable into the model Click “Models” button shown in Fig A.5. You will get a pop 
up window as shown in Fig. A.6. 
 
Figure A.6 (a): Modifying the Model. 
Click “Add” button as shown in A.6 (a). The “variable name” this represents the name that is 
being assigned to a parameter in our assembly language coding. It has to be entered in 
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lowercase letters only. The “Variable Text” indicates the Text that must appear in the main 
screen describing the variable. From above figure we can see that cter represents Refractory 
period. So the variable name has to be cter and the variable text has to Refractory period. 
“Position Text” represents the position at which this variable has to be placed.  
 
Fig A.6 (b) 
Look at Fig. A.6(b). We can see that refractory period is the 4th variable which clearly explains 
the meaning of position text. “Value” is the value the variable holds. In the above case 
refractory period is 7. “Position Value X” and “Position Value Y” describes the X and Y 
coordinates at which the variable has to be located in the screen. Here we can see that the 
Horizontal Axis is X and Vertical Axis is Y. Hence Refractory period is written at the 3rd 
column 4th row which is clearly seen in Fig. A.6 (b). Once all these values are entered, click on 
save to load this variable to the database of the particular model.  Make sure that these variables 
are entered according to the table 4.2 given in the previous section. 
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Moreover, these variables are linked to the software. Hence if the user needs to modify the 
variables in the code they need not modify the assembly code but rather change it in the variable 
definition which has been explained above. This makes SNAVA_conf more user friendly. 
Step 5:  
Once the details of the network and neurons are updated click on “Import File” button, before 
clicking this button, make sure that the mapping you did in cam_snava has been saved as 
cam_snava.txt if not the software will not import your file but only some file named 
cam_snava.txt once you click import file you will get a popup as shown in Fig. A.7. Click 
“import”. 
 
Fig A.7: importing a file 
Step 6:  
Once you have imported the file you will get a screen as shown in Fig A.8 (a). Now click on 
chip A button 1 and Chip B button 1.  
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Fig A.8: (a) After importing a cam_snava.txt 
Chip A represents the source chip and chip B represents the destination chip. Once you click on 
the chip buttons you get a visualization of the neurons as shown in Fig A.8 (b) and (c). In our 
case the source chip is the spike coder and the destination chip is the onset detector. The Chip 
ID of the onset detector was considered to be 3 and Chip ID of Spike coder was considered to 
be 1. 
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Figure A.8: (b) Chip A 1 button 
 
Figure A.8: (c) Chip B 3 button 
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This is for one virtual layer. To click to another layer accordingly click the depth button. Here 
the two depth buttons are 1 so it shows the 1 layer of virtualization in chip id 1 and 2. Once you 
click the appropriate chip id and the depth for each chip depending on the data written in 
cam_snava.txt there is a mapping being done accordingly. See Fig. A.8 (d).  
 
Figure A.8: (d) Mapping of the neurons 
To check the mapping we can compare the details in the cam_snava.txt with the visualization. 
Step 7:  
once the visualization of the neural network is done the next step is to write the assembly code 
for the algorithm. This can be done in notepad ++. The assembler code is given in Annexure B. 
Once the assembly code is written it has to be saved in C:\snava\asmv as an .asm file. 
Step 8: 
 now click on VHD button and you will get a pop up screen as shown in Fig. A.9.  
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Figure A.9: (a) 
For our application click on ASM_sanjana.asm file and then click compile button. These are 
shown in FigA.9(a) and (b). If there are errors these errors are indicated. Else the compilation is 
done. This is illustrated in Fig A.9(c). 
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 Figure A.9(b) 
 
Fig A.9(c): After compilation with no errors 
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If the error file is empty then it indicates that your assembler code is complied with no errors. If 
there the assembler code is not complied the reasons behind it are being indicated in this error 
file. See Fig A.10 (a). How to open this file is explained in the next step 
Step 9: 
Now click on “Gen VHD” Button in order to get the appropriate VHDL code i.e. the SNAVA 
ASM_sanjana.asm. These files are stored in the location C:\snava\asmv\ASM_sanjana\chip3. 
See Fig A.10 (a). Now open the error file. 
To get the .bin file and config_file go to location C:\snava\asmv\ASM_sanjana\chip3. See Fig 
A.10 (b). 
 
Fig A.10: (a) Error file indicating compilation is successful with no errors 
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Fig A.10 (b): (C:\snava\asmv\ASM_sanjana\chip3) showing the bin file, Config_file and 
SNAVA_pkg 
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A.3 CONFIGURATION OF THE FPGA BOARD 
This annexure gives a brief description of how to configure the board in general. The FPGA 
Step 1: 
Open ChipScope Pro software. You will get a window as shown in Fig. A.11 
 
Figure A.11: programming environment of Chipscope  
Step 2: 
Click on the icon indicated in Fig A.12 and you will get a pop up window shown in the same 
figure. This shows the device name and other details of the FPGA board. Click Ok. 
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Fig A.12 
Step 3: 
Now Right click on the Device name shown in the left hand side. Click Configure. (See Fig 
A.13) 
 
Fig A.13 
Step 4: 
Once you click configure you will get a window as shown in Fig A.14. Click on “select New 
File”. 
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Fig A.14 
Step 5: 
Once you click “select new file” a window will appear. Choose the appropriate file location that 
contains the bit file of the project and click on “Abir” as shown in Fig A.15 (a) and (b). 
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Fig A.15 (a) 
 
Fig A.15 (b) 
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Step 6: 
Once the file has been added it will be indicated in the window as shown in fig A.16. Click 
“Ok”. 
 
Fig A.16 
Step 7: 
Now we can see in the command window that the file has been successfully added. This is 
indicated in Fig A.17 
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Fig A.17 
Step 8: 
During the process of configuration of the FPGA board we can see the command window 
message “Programming Device”. See Fig A.18 
 
Fig A.18 
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Step 9: 
Once the device is programmed completely, it will be indicated with a message “Programming 
Completed Successfully” as shown in Fig A.19 
 
Fig A.19 
DISPLAY RESULTS 
Step 1: 
Now go to SNAVA HMI [2] file location for that particular project. And Make sure the 
previous output.txt file is removed. This file is present due to the execution of the board the 
previous time. If it is present one has to delete it. See Fig A.20 here one can see there is no 
output.txt file in the folder. 
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Fig A.20  
Step 2: 
Now click onto SNAVA HMI application. As shown in Fig A.21.  
 
Fig A.21 
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Step 3: 
A window appears which is shown in Fig A.22. Here enter the details of the SNAVA 
architecture that you are using. In our case we have SNAVA with 100 neurons, 20 synapses per 
neuron, and 7 neurons in each processing element. The amount of packages from SNN denotes 
the speed in which the data is transmitted through the AER bus. In this case one has to enter 
6600. The computer Id denotes the computer from which the Board is connected. In this 
application 2 FPGA boards are connected and packets are sent between them via the AER bus. 
See Fig A.23. Upon giving all the details click “Continue”. 
 
Fig A.22 
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Fig A.23 
Step 4: 
Upon clicking continue button a new window will appear as shown in Fig A.24. 
 
Fig A.24 
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Step 5: 
Now send packets of data from the source computer. Click the send packet simultaneously make 
sure you click onto the “Start capture” button and “Send code” Button as shown in Fig A.25 (a) 
and (b). 
 
Fig A.25 (a) 
 
Fig A.25 (b) 
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Step 6: 
Once the data packets are received, we get a new file “output.txt” with all details of each 
synapse and the data that has been received and which neurons have been fired. See Fig A.26 
 
Fig A.26 
Step 7: 
Simultaneously we can see a message that capturing of the data is completed. See Fig A.27. 
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Fig A.27 
Step 8: 
Now click on “File”  “Open file”  output.txt. This is illustrated in Fig A.28 (a), (b) and (c). 
 
Fig A.28 (a) 
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Fig A.28 (b) 
Step 10: 
Once we click on “Abir”, we need to wait until we get a message “File Uploaded”. This is 
shown in Fig A.29. 
 
Fig A.29 
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Step 11: 
In order to visualize the behavior of the Neurons, click on neural parameters radio button as 
shown in Fig A.30. 
 
Fig A.30 
Step 12: 
Click “ALL” button and select “Raster Plot” This is illustrated in Fig A.21. Then a new window 
appears with all the neurons that are being fired along with their coordinates See Fig A.31. 
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Fig A.31 
Step 13: 
A new window appears displaying the raster plot. The raster plot is a graph giving the details of 
the neurons that are firing in the system. The x-axis denotes the emulation cycle at which it fires 
and the y-axis denotes the neuron number which is firing. For example, in the raster plot below, 
the neurons 1,8,15 and 22 are firing. This is shown in Fig A.32 below. 
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Fig A.32 
In case of the onset detection application, the FPGA board with the onset detector circuit will 
have its SNAVA_HMI opened and the configuration is being done using the above mentioned 
steps. In case of the FPGA board that contains the spike generator, the “sendpack.exe” file from 
the sender folder is sent as the data packets from the coder to the onset detector. The Onset 
detector board can receive these packets by clicking the “Start capture” and “send code” 
buttons. 
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ANNEXURE   B 
SOURCE CODE OF ONSET DETECTOR 
;200 Neurons, 10 Synapses per virtual neuron 
define synapses  19 
define neurons_virtualized  0 
.DATA 
DMEM="0000EF7D" 
VREST="00008AD0" 
POT1="00000002" 
POT2="0000FA24" 
;THETA1="0000F830"      ;THRESHOLD VOLTAGE = -20mv MADE CHANGES IN THE ENVIO FOR EACH                       
;NEURON THE THRESHOLD VOLTAGE IS LOCAL 
CTE1="00000007" 
TWO="00000002"   
ONE="00000001" 
UNOS="FFFFFFFF" 
CTETP="0000FE0C"    ;-5mV this value must be greator than the threshold voltage 
;ALPHA = 0.125 (3 ROTATION) 
;BETA = 0.0078125 (7 ROTATION)  
;GAMMA = 1 (NO ROTATION) 
.CODE 
 
GOTO MAIN 
 
; -------------------------------------------------------------------------------------------------------------------------------------------- 
; ******************************** PROCEDURES BEGIN **************************************** 
 
; ------------------------------- MEMBRANE VALUE ------------------------------------------------------------------------------- 
.MEMBRANE_VALUE 
;---------- Vi <-- Vres + (1-Si(t))*(Vi(t)-Vres)*(kmem) + SUM_WEIGHTS -------------------------------------------------- 
 LDALL R4,DMEM           ;R4    <-- Kmem 
 LDALL R5,VREST        ;R5    <-- Vres  
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 SWAPS R0           ;R0    <-- SR0 = Si     
 MOVR  R3                    ;R3    <--  Si 
 SWAPS R0                     ;SR0   <--  R0 = Si 
 MOVA  R3 
 RTR  
 FREEZEC                  ;IF (Si = 0) THEN R2 <-- ((1)*(Vi(t)-Vres)*(Kmem) 
  SWAPS   R1    ;R1  <-- SR1 = Vi  
  MOVA    R1    ;R0  <-- R1 = Vi 
  SUB     R5    ;R0  <-- Vi - Vres 
  UNMUL   R4       ;R0  <--(Vi(t)-Vres) * (Kmem) 
  MOVR    R2              ;R2  <--(Vi(t)-Vres) * (Kmem)  
 UNFREEZE  
 MOVA R3 
 RTR 
 FREEZENC                 ;IF (Si = 1) THEN R2 <-- ((0)*(Vi(t)-Vres)*(Kmem) = 0 
  RST  R2         ;R2  <-- ((0)*(Vi(t)-Vres)*(Kmem) 
 UNFREEZE 
 MOVA  R2            ;R0  <-- (Vi(t)-Vres)*(Kmem) 
 ADD   R5            ;R0  <-- Vi(t+1) = (Vres1 or Vres2) + (1-Si(t))*(Vi(t)-
Vres)*(Kmem)  
;--------------------------- ---------------------------------------------------------------------------------------------------------------- 
 MOVR    R4                  ;R4  <-- Vi(t+1) = (Vres1 or Vres2) + (1-Si(t))*(Vi(t)-Vres)*(Kmem)  
 SWAPS  R2           ;R2  <-- SR2 = SUM_WEIGHTS 
    MOVA    R2 
 ADD   R4 ;R0  <-- (Vres1 or Vres2) + (1-Si(t))*(Vi(t)-Vres)*(Kmem) + SUM_WEIGHTS (IN 2S 
COMPLEMENT) 
 MOVR  R1       ;R1  <-- (Vres1 or Vres2) + (1-Si(t))*(Vi(t)-Vres)*(Kmem) + SUM_WEIGHTS (IN 2S 
COMPLEMENT) 
 SWAPS  R1     ;SR1 <-- R1 = Vi  
    RST  R2     ;SUM_WEIGHTS <-- 0  
 SWAPS  R2           ;SR2 <-- R2 = SUM_WEIGHTS   
RET  
;  -------------------------------------------------------------------------------------------------------------------------------------------  
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; ---------------------------------- SYNAPSE LOAD ---------------------------------------------------------------------------------- 
.SYNAPSE_LOAD 
LOADSP 
                             ;R4 <-- St + Sj 
                         ;R5 <-- C(t+1) 
                         ;R6 <-- R(t+1) 
                         ;R7 <-- M(t+1) 
 SWAPS  R5              ;SR5 <-- C(t) 
 SWAPS  R6              ;SR6 <-- R(t) 
    SWAPS  R7              ;SR7 <-- M(t) 
RET 
; -------------------------------------------------------------------------------------------------------------------------------------------- 
 
; ---------------------------------- PRESYNAPTIC NEUROTRANSMITTER dM/dt=BETA*R - GAMMA*M ------------ 
 
.PRESYN_M  
    SWAPS  R7                      ;R7  <-- SR7 = M(t) 
 MOVA   R7                      ;ACC <-- M(t) 
 SWAPS  R7                      ;SR7 <-- R7 = M(t) 
 RTL 
 RTL 
 RTL 
 RTL 
 RTL                            ;PRESERVE MSB 
 MOVR   R3                      ;R3 <-- ACC = M(t) ROTATED LEFT 5 TIMES  
  
                                ;WHEN THERE IS NO SPIKE THEN GAMMA=0 SO R0<-- BETA * R(t)  
     
 SWAPS  R6                      ; R6  <-- SR6 = R(t) = 384 
 MOVA   R6                      ; ACC <-- R(t) 
 SWAPS  R6                      ; SR6 <-- R6 = R(t)  
     RTL 
 RTL 
 RTL 
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 RTL 
 RTL                        ;PRESERVE MSB BEFORE MUL IN ORDER TO AVOID ERRONEOUS RESULTS 
 RTR 
     RTR 
     RTR 
     RTR 
     RTR 
     RTR 
     RTR                                   ;ACC <-- R(t)*BETA=R(t)*0.0078125   
     MOVR   R2                      ; R2 <-- BETA * R(t) 
  
                                ;CHECKING FOR SPIKE 
 MOVA  R4             ; R0 <-- St + Sj 
 RTR 
 FREEZENC            ;IF (Sj = 1) THEN R0 <-- BETA * R(t) - GAMMA * M(t) 
 MOVA R2             ; ACC <-- BETA * R(t) 
 SUB R3                 ; ACC <-- BETA * R(t) - GAMMA * M(t) SINCE GAMMA = 1 DIRECTLY SUB M(t) 
   MOVR R2           ; R2  <-- BETA * R(t) - GAMMA * M(t) 
 UNFREEZE 
      MOVA R2 
   ADD R3      ;ACC <-- BETA * R(t) - GAMMA * M(t) + M(t) 
   RTR 
   RTR 
   RTR 
   RTR 
   RTR       ; GET BACK THE RESULT AS EACH VALUE WAS ROTATED 5 TIMES TOWARDS LEFT 
   MOVR R7                       ;R7  <-- M(t+1)= BETA * R(t) - GAMMA * M(t) + M(t)   
RET      
; -------------------------------------------------------------------------------------------------------------------------------------------- 
; ---------------------------------- REUPTAKE NEUROTRANSMITTER dR/dt=ALPHA*C - BETA*R -------------------- 
.REUPTAKE_R 
 SWAPS  R6        
 MOVA   R6            ; ACC <-- R(t) 
 SWAPS  R6 
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 RTL 
 RTL 
 RTL 
 RTL 
 RTL                         ;PRESERVE MSB BITS  
 MOVR R1              ;R1<--ACC = R(t) ROTATED 5 TIMES LEFT  
     
 MOVA R1              ;ACC <-- R1= R(t) ROTATED 5 TIMES LEFT 
  
     RTR 
     RTR 
     RTR 
     RTR 
     RTR 
     RTR 
     RTR                         ;ACC <-- R(t)*BETA=R(t)*0.0078125  
    MOVR  R3                  ; R3  <-- ACC = BETA * R(t) 
 MOVA  R5             ; ACC <-- C(t) 
 RTL 
 RTL 
 RTL 
 RTL 
 RTL                        ;PRESERVE MSB BEFORE MUL IN ORDER TO AVOID ERRONEOUS RESULTS 
  
 RTR 
 RTR 
 RTR                     ;ACC <-- ALPHA*C(t)= 0.125*C(t) 
 SUB   R3             ; ACC <-- C(t)* ALPHA - BETA * R(t) 
 ADD   R1            ; ACC <--  C(t)* ALPHA - BETA * R(t) + R(t) 
 RTR 
 RTR 
 RTR 
 RTR 
 RTR         ; GET BACK THE RESULT AS EACH VALUE WAS ROTATED 5 TIMES TOWARDS LEFT 
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 MOVR R6   ; R6  <-- R(t+1) =  C(t)* ALPHA - BETA * R(t) + R(t)  
RET 
 
; -------------------------------------------------------------------------------------------------------------------------------------------- 
; ---------------------------------- PRESYNAPTIC NEUROTRANSMITTER dC/dt=GAMMA*M - ALPHA*C ----------- 
 
.CLEFT_C 
    SWAPS  R5         ;SR5<--> R5 
    MOVA   R5         ;ACC <-- C(t) 
 SWAPS  R5     ;SR5<--> R5 
 RTL 
 RTL 
 RTL 
 RTL 
 RTL 
 MOVR R1        ; R1<= ACC = C(t) rotated left 5 times  
                ;WHEN THERE IS NO SPIKE THEN GAMMA=0 SO R0<-- - ALPHA * C(t) 
    RTR 
 RTR 
 RTR             ; ACC <-- ALPHA* C(t) 
    MOVR   R3     ; R3  <-- ALPHA * C(t) 
 RST R0          ; ACC <-- 0 
 SUB R3          ;ACC <-- - ALPHA * C(t) 
 MOVR R3         ;R3 <--  - ALPHA * C(t) 
                 ;CHECKING FOR SPIKE 
 MOVA  R4        ; R0 <-- St + Sj 
 RTR 
 FREEZENC        ;IF (Sj = 1) THEN R0 <-- GAMMA * M(t) - ALPHA * C(t)  
 SWAPS  R7       ; R7  <--> SR7 
 MOVA   R7       ; ACC <-- R7 = M(t) 
 SWAPS  R7       ; R7  <--> SR7 
   RTL 
 RTL 
 RTL 
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 RTL 
 RTL             ;PRESERVE MSB BEFORE MUL IN ORDER TO AVOID ERRONEOUS RESULTS 
  
                    ;SINCA GAMMA =1 NO ROTATION NEEDED. GAMMA*M(t) = M(t)  
     ADD    R3          ; ACC <-- GAMMA * M(t) - ALPHA * C 
 MOVR   R3          ; R3  <-- GAMMA * M (t) - ALPHA * C (t) 
 UNFREEZE 
 MOVA R3 
 ADD R1             ;ACC <-- GAMMA * M (t) - ALPHA * C (t) + C(t) 
 RTR 
 RTR 
 RTR 
 RTR 
 RTR         ;GET BACK THE RESULT AS EACH VALUE WAS ROTATED 5 TIMES TOWARDS LEFT 
 MOVR R5            ;R5  <-- C(t+1) = GAMMA * M (t) - ALPHA * C (t) + C(t) 
  
RET 
 
; -------------------------------------------------------------------------------------------------------------------------------------------- 
; --------------------------------- SYNAPTIC WEIGHT ------------------------------------------------------------------------------ 
.SYNAPTIC_WEIGHT 
 MOVA  R4             ; R0 <-- St + Sj 
 RTR 
 FREEZENC            ;IF (Sj = 1) THEN R0 <-- wji = Sj * POT1 * C(t+1) 
     MOVA   R5      ;ACC <-- C(t+1)  
     MOVR   R3      ;R3 <-- ACC = C(t+1)  
  LDALL  R0,POT1 ; R0  <--  POT1   
  MUL R3              ;R0 = POT1* C(t+1) 
  MOVR R1             ;R1=Sj * POT1 * C(t+1) 
  SWAPS  R2      ;R2  <-- SR2 = sumW 
  MOVA R2 
  ADD   R1      ;SR0 <-- wj = Sj * POT1*C(t+1) + sumW 
  MOVR  R2          ;R2  <-- wj = Sj * POT1*C(t+1) + sumW 
  SWAPS  R2      ;SR2 <-- R2  = sumW  
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 UNFREEZE 
RET 
;--------------------------------------------------------------------------------------------------------------------------------------------- 
; --------------------------- SYNAPSE_SAVE ----------------------------------------------------------------------------------------- 
.SYNAPSE_SAVE 
                                  ;R4 <-- St + Sj 
                         ;R5 <-- C 
                         ;R6 <-- R 
                         ;R7 <-- M 
MOVA R6 
RTR 
RTR 
RTR 
RTR 
MOVR R2 
MOVA R5 
RTL 
RTL 
RTL 
RTL 
RTL 
RTL 
OR R2 
MOVR R1 
RST R0 
MOVA R6 
RTL 
RTL 
RTL 
RTL 
RTL 
RTL 
RTL 
RTL 
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RTL 
RTL 
RTL 
RTL 
MOVR R3 
MOVA R7 
RTL 
RTL 
OR R4 
OR R3 
STOREB          ;BUFFER = C+ R(9 DOWN TO 4) IN R1 AND R(3 DOWN TO 0) + M + St+Sj 
MOVA  R4     ;R0 <--- R4 = St + Sj   to delete the spike 
RTR 
RTL 
MOVR  R4 
STORESP   
RET 
; --------------------------------------------------------------------------- ---------------------------------------------------------------- 
; ---------------------------- SPIKE UPDATE ----------------------------------------------------------------------------------------- 
.SPIKE_UPDATE 
    SWAPS  R0              ;R0  <-- Si <-- '0'     
 RTR 
 RTL 
 SWAPS  R0  
    SWAPS R4 
 MOVA  R4                ;ACC <--THETA1 
 MOVR  R4                ;R4  <-- ACC = THETA1 
 SWAPS R4  
    SWAPS  R1         ;R1 <-- SR1 = Vi 
 MOVA   R1 
    MOVR   R5  
 SWAPS  R1             ;SR1_2  <-- R1 = Vi 
 RTL 
 FREEZEC 
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 LDALL  R5,CTETP     ; It has assigned a positive value under 30 because it has verified that is lower than 0 
 UNFREEZE 
    MOVA  R5              ;ACC   <--  Vi 
 SUB   R4    ;ACC   <--  Vi - (THETA1)  
  FREEZENC 
   SWAPS  R3  ;R3   <-- SR3 = Tref 
   RST  R0  
   SUB     R3 
   SWAPS   R3 
   FREEZENZ        ; IF  (Z = 1) THEN Tref is setting   
    SWAPS   R3 
    SWAPS   R0 
    RST     R0 
    INC 
    SWAPS   R0 
    LDALL   R3,CTE1   ;CTE1 = 7 
    SWAPS   R3 
   UNFREEZE   
  UNFREEZE 
RET 
; -------------------------------------------------------------------------------------------------------------------------------------------- 
; ------------------------------- REFRACTORY P ------------------------------------------------------------------------------------- 
.REFRACTORY_P 
    SWAPS  R3  ;R3   <-- SR3 = Tref 
 MOVA    R3 
 RTR 
 MOVR    R3 
 SWAPS  R3  ;SR3   <-- R3 = Tref  
RET 
; -------------------------------------------------------------------------------------------------------------------------------------------- 
; ------------------------------- Ethernet TX -------------------------------------------------------------------------------------------- 
.NEURON_SAVE 
 ;SR0 <-- Si 
 ;SR1 <-- Vi 
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 ;SR2 <-- Sum_W 
 ;SR3 <-- Tref 
 ;SR4 <-- theta 
  
 SWAPS R0 
    SWAPS R1 
 STOREB  ;buffer1 = R1 + R0 = Vi + Si 
 SWAPS R0 
    SWAPS R1  
  
 RST   R1 
    SWAPS R2 
 MOVA  R2 
 SWAPS R2 
 STOREB      ;buffer2 = R0 = Sum W   
RET 
;--------------------------------------------------------------------------------------------------------------------------------------------- 
;-------------------------ENABLE SPIKES PROPAGATION----------------------------------------------------------------------- 
.SPIKES_ENABLE 
SWAPS  R0     
MOVR  R2                 ; R2 <-- St + Si 
SWAPS  R0 
MOVA  R2     ; R0 <== Spikes 
STOREPS 
RET  
; ******************************* PROCEDURES END ******************************************* 
 
; **************************** MAIN PROGRAMME BEGIN *************************************** 
.MAIN 
      LOOPN neurons_virtualized 
  GOTO MEMBRANE_VALUE 
 ENDL 
  
 RST R0 
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 RST R1 
 RST R2 
 RST R3 
 RST R4 
 RST R5 
 RST R6 
 RST R7 
 
 LOOPS synapses 
  GOTO SYNAPSE_LOAD 
  GOTO REUPTAKE_R 
  GOTO PRESYN_M 
  GOTO CLEFT_C 
  GOTO SYNAPTIC_WEIGHT 
  GOTO SYNAPSE_SAVE  
 ENDL 
 
 LOOPN neurons_virtualized 
 GOTO SPIKE_UPDATE 
 GOTO REFRACTORY_P 
 GOTO NEURON_SAVE 
 GOTO SPIKES_ENABLE 
 ENDL 
 SPKDIS 
 NOP 
 NOP 
 NOP 
GOTO MAIN 
; **************************** MAIN PROGRAMME END ***************************************** 
ANNEXURE   C 
INSTRUCTION SET 
The instruction set of the CPE in SNAVA architecture is being discussed in this section. Table 
C.1 gives a complete description of all the instructions that are currently available in SNAVA. 
Table C.1 Instruction Set of CPE in SNAVA with opcodes [1] 
Instruction Group Format Opcode Description Function 
NOP NOP NOP 0 No operation 
LDALL LOADALL LDALL reg 1 reg <= BRAM 
sequencer(constants) 
LLFSR LLFSR LLFSR reg 10 reg <= LFSR register (63 
downto 48) 
LOADSP LOADSP LOADSP 11 reg <= BRAM & 
spike_register (synapse 
parameters) 
STOREB STOREB STOREB 100 Monitor BUFFER <= acc 
STORESP STORESP STORESP 101 BRAM <= reg 
STOREPS STOREPS STOREPS 110 AER_FIFO <= pre-
synaptic (Si) 
RST REGISTERS RST reg 111 reg <= (others=>’0’) 
SET REGISTERS SET reg 1000 reg <= (others=>’1’) 
SHLN REGISTERS SHLN n 1001 ACC <= ACC (n) <<, (1 
< n < 8), (n = number of 
positions) 
SHRN REGISTERS SHRN n 1010 ACC <= ACC (n) >>, (1 
< n < 8), (n = number of 
positions) 
RTL REGISTERS RTL 1011 ACC <= ACC <<, carry 
= ACC(msb) 
RTR REGISTERS RTR 1100 ACC <= ACC >>, carry 
= ACC(lsb) 
INC REGISTERS INC 1101 ACC <= ACC + 1 
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DEC REGISTERS DEC 1110 ACC <= ACC – 1 
NEG ARITHMETIC NEG     reg 1111 ACC <= 0 – reg 
ADD ARITHMETIC ADD     reg 10000 ACC <= ACC + reg  
(Saturation) 
SUB ARITHMETIC SUB     reg 10001 ACC <= ACC – reg  
(Saturation) 
MUL ARITHMETIC MUL       reg 10010 ACC <= ACC * reg   
(Saturation) 
UNMUL ARITHMETIC UNMUL    reg 10011 ACC <= ACC * reg    
(unsigned) 
AND LOGIC AND     reg 10100 ACC <= ACC AND reg 
OR LOGIC OR       reg 10101 ACC <= ACC OR   reg 
INV LOGIC INV      reg 10110 ACC <= INV   OR   reg 
XOR LOGIC XOR    reg 10111 ACC <= ACC XOR reg 
MOVA MOVEMENT MOVA    reg 11000 ACC <= reg 
MOVR MOVEMENT MOVR    reg 11001 reg <=  ACC 
SWAPS MOVEMENT SWAPS  reg, n 11010 reg ↔ shadow_reg, 
1<n<7, n = number of  
shadow banks levels 
FREEZEC CONDITIONAL FREEZEC 100001 Disable the registers of 
the ALUs if C=1 
FREEZENC CONDITIONAL FREEZENC 100010 Disable the registers of 
the ALUs if C=0 
FREEZEZ CONDITIONAL FREEZEZ 100011 Disable the registers of 
the ALUs if Z=1 
FREEZENZ CONDITIONAL FREEZENZ 100100 Disable the registers of 
the ALUs if Z=0 
UNFREEZE CONDITIONAL UNFREEZE 100101 Enables the registers of 
the ALUs 
SETZ FLAGS SETZ 100111 Sets the zero flag: Z <= 1 
SETC FLAGS SETC 101000 Sets the carry flag: C <= 
1 
CLRZ FLAGS CLRZ 101001 Clears the zero flag: Z 
<= 0 
CLRC FLAGS CLRC 101010 Clears the zero flag: C 
<= 0 
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RANDON RANDON RANDON 101011 random_en <= 1;  LFSR 
becomes source register 
for LLFSR 
RANDON1 RANDON1 RANDON1 101100 random_en <= 1; 
LFSR_STEP<=1; LFSR 
becomes source register 
for LLFSR 
RANDOFF RANDOFF RANDOFF 101101 random_en <= 0; 
LFSR_STEP <=0; LFSR 
disabled 
 
The instruction set of SNAVA is provided in table C.2 
Table C.2: Instruction set of SNAVA [1] 
INSTRCUTION FUNCTION 
READMP addr Loads the address pointer from which the global 
constant is to be fetched. 
LDALL reg Loads a common parameter to all the PEs of the 
array. LDALL selects all the PEs simultaneously. 
This is given after READMP so that the constant 
from the respective pointer is loaded into the 
DMEM register and then this data is sent to the 
PE to be written into the respective register 
GOTO addr Performs a jump to the absolute address addr 
(starting from the initial position pointed by 
IMEMP). This jump (and program addressing) is 
limited to 10 bits. The PC content is pushed into 
PC_BUFFER so 8 levels of nesting is possible 
GOTONL addr Performs a conditional jump to the absolute 
address addr (starting from the initial position 
pointed by IMEMP). The jump occurs only if the 
counter Counter_NL has a non zero value. This 
jump (and program addressing) is limited to 10 
bits. The PC content is pushed into PC_BUFFER 
so 8 levels of nesting is possible. 
RET Returns from subroutine. The PC is loaded with a 
pop operation on the dedicated PC_BUFFER 
LIFO stack. 8 level nesting is provided by default. 
LOOPS data 
LOOPN data 
Both the loops utilize the same resource but have 
different opcodes. This is to indicate the PEs if 
the loop is a synapse loop or neuron loop to 
facilitate virtualization. Both the loops Initiate a 
loop counter that performs iterations from 1 to 
data. The PC is pushed into the PC_LOOP_LIFO 
stack, constant 1 is pushed into the current 
iteration number LOOP_LIFO and the iteration 
Annexure C 
116 | P a g e  
limit into LOOP_LIFO2. 8 nesting levels are 
supported by default. 
ENDL End loop instruction detects either the current 
iteration number equals the iteration limit or not. 
In the former case, the iterations are done, so the 
stacks PC_LIFO, LOOP_LIFO and 
LOOP_LIFO2 are pushed, but the PC value is 
preserved to exit the loop. In the latter case, a new 
iteration starts by restoring the PC with the 
current PC_LOOP_LIFO content (the address of 
loop start) and increasing the iteration number. 
STOREPS Enables the AER addr Gen to scan the 
accumulators of all the PEs for spikes and 
generates the address of the neurons that fires and 
forwards it to a FIFO in the AER control unit. 
SPKDIS Stops the sequencer and the system enters phase 2 
of operation. Resumes execution when ei_exec is 
set by the AER controller. 
HALT The sequencer resumes on hard or soft escape 
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GLOSSARY 
 
AER  Address Event Representation  
ALU Arithmetic Logic Unit 
ANNs Artificial Neural Networks 
BRAM Block Random Access Memory 
CAM Content Addressable Memory 
CPE Configurable Processing Element 
CPU Central Processing Unit 
FIFO  First In First Out  
FPGA     Field Programmable Gate Array 
LIF Leaky Integrate and Fire  
LSB Least Significant Bit  
LTD long-term depression 
LTP long-term potentiation 
LUT Lookup Table 
PE Processing Element 
RISC Reduced Instruction Set Computer  
SIMD Single Instruction Multiple Data 
SNAVA Spiking Neural-network Architectures for Versatile Applications 
SNNs Spiking Neural Networks 
STDP Spike Timing Dependent Plasticity 
UPC Universitat Politècnica de Catalunya 
VHDL Very high speed integrated circuit Hardware Description Language 
 
 
 
